Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
1999-04-07
2002-09-17
Utech, Benjamin L. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S694000, C438S695000, C438S700000, C438S703000
Reexamination Certificate
active
06451698
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor manufacture and, more particularly, to a method for fabricating reliable interconnect structures in semiconductor integrated circuits, and more particularly to protection of the interconnecting structures using a protective metallic film.
BACKGROUND OF THE INVENTION
Interconnect structures of integrated circuits (ICs) generally take the form of patterned metallization lines that are used to electrically interconnect devices and to provide interconnection with external circuitry. By way of example, IC devices may include complementary metal oxide semiconductor (“CMOS”) devices having diffused source and drain regions that are separated by channel regions, and gates that are located over the channel regions. In practice, an IC chip may include thousands or millions of devices, such as CMOS transistors.
Conventionally, a dielectric layer (e.g., silicon dioxide) is deposited over the devices that are formed on a substrate, and via holes are formed through the dielectric layer to the devices below. As is well known in the art, photolithography “patterning” is typically accomplished by depositing a photoresist layer over the dielectric layer, selectively exposing the photoresist to light through a patterned reticle having via hole patterns, developing the photoresist to form a photoresist via mask, and etching the exposed dielectric layer to form the via holes that lead to a lower level. Once the via holes are formed, a conductive material such as tungsten (W) is used to fill the via holes to define what are known as “tungsten plugs.” Once the tungsten plugs are formed, a metallization layer is formed over the dielectric layer and the tungsten plugs. The metallization layer is then patterned using conventional photolithography and plasma etching techniques to define a first level of interconnect metal routing. This process may then be repeated if additional layers of interconnect structures are desired.
To facilitate discussion, a semiconductor substrate will typically have a number of layers fabricated thereon. In this example, the semiconductor substrate has a first dielectric layer deposited over its surface, and a first metallization layer patterned over the first dielectric layer. A second dielectric layer is then deposited over the first dielectric layer and the first metallization layer. Before a second metallization layer is patterned over the second dielectric layer, via holes are etched and filled with a tungsten material to form tungsten plugs. At this point, the second metallization layer is plasma etched to define the desired interconnect lines.
As is well known, conventional plasma etching will cause the semiconductor substrate to be negatively charged, and all metallization features and tungsten plugs (i.e., unless they are coupled to the substrate) to be positively charged. Once the plasma etching is complete, the substrate is conventionally moved to a basic solution cleaning station where it is submerged in an effort to remove any polymer residues produced during the plasma etching.
Although the basic solution submersing works well in removing the polymer residues, if any one of the tungsten plugs are exposed to the basic solution, the tungsten material will erode away (also known in the art as “corrosion”). Tungsten plugs are completely covered by the second metallization layer, however, a path remains exposing the tungsten plug. As mentioned above, because the first metallization layer and the second metallization layer are not coupled to the substrate (i.e., the structure is a floating structure), they will be positively charged and therefore the tungsten plug will erode. The erosion also varies proportionally to the potential when the pH is above a certain value. If any tungsten plugs erode, the entire IC chip may fail to operate for its intended purpose, thereby driving up fabrication costs.
Because CMOS semiconductor circuits are continuing to decrease in size, and more devices are packed into smaller IC chips, more densely integrated interconnect structures will be required. However, this dense integration has the effect of pushing the limits of conventional photolithography patterning, which necessarily makes photolithography mask misalignments more likely to occur. Of course, when more misalignments occur, more paths will result, thereby increasing the number of exposed tungsten plugs.
Chemical Mechanical Polishing (CMP) is widely used for manufacturing semiconductors. CMP is very effective for planarizing geometries that are not widely isolated. CMP processes planarize the surface of semiconductor wafers to a desired thickness. In a typical CMP process, a wafer attached to a carrier is pressed against a polishing pad in the presence of a slurry. The slurry contains abrasive particles that mechanically remove material from the wafer and chemicals that chemically treat the material that is ultimately polished. Waste material eventually accumulates on the planarizing surface of the polishing pad during planarization which diminishes the pad's effectiveness. The waste matter on the pad reduces the effectiveness and the uniformity of the planarizing surface of the polishing pad. The waste matter accordingly reduces throughput of the CMP process and the uniformity of the polished surface on the wafer. Accordingly, it is necessary to periodically clean the planarizing surface of a polishing pad. Planarizing surfaces of polishing pads are conventionally cleaned by brushing the pad with a stiff brush, but U.S. Pat. No. 5,616,069 teaches a method of using a pad scrubber to clean the planarizing surface of a polishing pad used in CMP processing of semiconductor wafers. The pad scrubber has a fluid manifold and a plurality of nozzles coupled to the manifold to clean the pad as it is used in the CMP process. U.S. Pat. No. 5,816,891 discloses a method and apparatus for performing chemical mechanical polishing of oxides and metals using sequential removal on multiple polish platens to increase equipment throughput. U.S. Pat. No. 5,852,497 to the common assignee of this patent application discusses Shallow Trench Isolation (STI) for semiconductor manufacture wherein chemical mechanical polishing (CMP) is utilized to planarize the topography of the alignment marks. Because the polysilicon layer is opaque to the conventional white light source and the HeNe source, and because the alignment marks have been planarized, boundaries between different materials are used to form the alignment marks.
In view of the foregoing, there is a need for improved CMOS fabrication techniques that prevent any exposed tungsten plugs from eroding during the basic solvent cleaning operation. Other disadvantages of prior solutions included the tungsten plug remaining intact after the solvent strip of a wafer was discharged utilizing an ionic solution, such as water. Moreover, noticeable corrosion of the aluminum lines on the semiconductor lead to less than optimal semiconductor yield. Thus, tight control of the solvent pH is very critical for successful manufacture of semiconductors to provide a persisting film of sufficient quality on the tungsten or corrosion of aluminum is likely to occur in the same range of pH.
SUMMARY OF THE INVENTION
Broadly speaking, the present invention fills these needs by providing a method that prevents exposed tungsten plugs from eroding during standard CMOS fabrication. It should be appreciated that the present invention can be implemented in numerous ways, including as a process, an apparatus, a system, a device, or a method. Several inventive embodiments of the present invention are described below.
In one embodiment, a method for making reliable interconnect structures on a semiconductor substrate having a first dielectric layer is disclosed. The method includes depositing a glue layer of TiN followed by tungsten chemical vapor deposition after the contact or via is defined in the dielectric. Then, tungsten etchback or Chemical Mechanical Polishing (CMP) is performed to remove
Au Wing kei
Liu Albert H.
Koninklijke Philips Electronics , N.V.
Tran Binh X.
Utech Benjamin L.
Zawilski Peter
LandOfFree
System and method for preventing electrochemical erosion by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for preventing electrochemical erosion by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for preventing electrochemical erosion by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2911563