Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
2006-04-17
2009-06-02
Sough, Hyung S (Department: 2188)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
Reexamination Certificate
active
07543102
ABSTRACT:
A DRAM command scheduling algorithm is presented that is designed to alleviate various constraints imposed upon high performance, high datarate, short channel DDRx SDRAM memory systems. The algorithm amortizes the overhead costs of rank-switching time and schedules around the tFAWbank activation constraint. A multi-rank DDRx memory system is also presented having at least two ranks of memory each having a number of banks and at least one memory controller configured for performing the hardware-implemented step of DRAM command scheduling for row access commands and column access commands. The step of command scheduling includes decoupling the row access commands from the column access commands; alternatively scheduling the decoupled row access commands to different ranks of memory; and group scheduling the decoupled column access commands to each bank of the number of banks of a given rank of the different ranks of memory.
REFERENCES:
patent: 2005/0091460 (2005-04-01), Rotithor et al.
S. Rixner, “Memory Controller Optimizations for Web Servers”, Proceedings of the 37th International Symposium on Microarchitecture, Dec. 2004.
S. Moyer, “Access Ordering and Effective Memory Bandwidth”, doctoral thesis, Dept. of Computer Science, Univeristy of Virginia, Apr. 5, 1993.
S. Rixner et al., “Memory Access Scheduling”, Proceedings 27th annual international symposium on Computer Architecture (ISCA 2000).
S. A. McKee et al., “Dynamic Access Ordering for Streamed Computations”, IEEE Transactions on Computers, vol. 49, No. 11, Nov. 2000, pp. 1255-1271.
C. Zhang, S. McKee, “Hardware-Only Stream Prefetching and Dynamic Access Ordering”, Proceedings 27th annual international symposium on Computer Architecture (ISCA 2000).
C. A. MacKinnon, “Chipsets, Processors & Memory”, Processor, vol. 27, Issue 6, p. 18 (Feb. 11, 2005).
Jacob Bruce L.
Wang David Tawei
Ahmed Hamdy S
Carter DeLuca Farrell & Schmidt LLP
Sough Hyung S
University of Maryland
LandOfFree
System and method for performing multi-rank command... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for performing multi-rank command..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing multi-rank command... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085626