Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-22
2006-08-22
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07096439
ABSTRACT:
An intellectual property (IP) merge system includes first and second storage device portions, a graphical user interface server, and an IP server. A user inputs integrated circuit (IC) configuration information into the first storage device by way of a network. The second storage device portion stores cell library IP data. The graphical user interface server serves at least one page by way of the network. The page enables the user to request an IP merge operation based on the IC configuration information and the cell library IP data. The IP server performs the IP merge operation in response to the request by the user.
REFERENCES:
patent: 5416842 (1995-05-01), Aziz
patent: 6038597 (2000-03-01), Van Wyngarden
patent: 6539533 (2003-03-01), Brown et al.
patent: 6738957 (2004-05-01), Gont et al.
patent: 6885901 (2005-04-01), Tomii
patent: 2002/0059053 (2002-05-01), Akita
patent: 2003/0028650 (2003-02-01), Chen et al.
patent: 2003/0208596 (2003-11-01), Carolan et al.
Levi, John, Project Manager, “Dreaming Up a New Methodology for Physical Migration,” www.silicon-designs.comFeat—Art.asp, 5 pages, May 1, 2003.
Wan, Edward, Vice President, Worldwide Field Engineering UMC, “VSIA IP Tagging Standard, a Detection Mechanism,” VSI Alliance, 12 pages, Oct. 25, 2000.
Mentor Graphics, Calibre® Verification & Manufacturability, www.mentor.com/calibre/datasheets/calibre/html/index.html, 4 pages, visited May 14, 2003.
Datasheet, “Virtuoso Chip Editor”Cadence Design Systems, Inc., 2 pages, Apr. 2003.
© 2003 Cadence Design Systems, Inc., Cadence Baseline Foundry Process Design Kits (PDK) www.cadence.com/datasheets/baseline.html, 3 pages, May 14, 2003.
Cadence Design Systems, “Virtuoso Layout Editor,” www.cadence.com/products/veditor.html , 1 page, visited May 14, 2003.
Cadence Design Systems, “Virtuoso Composer,” www.cadence.com/products/vcomposer.html, visited May 14, 2003.
Cadence Design Systems, “Virtuoso—XL Layout Editor,” www.cadence.com/products/vlayout.html, 1 page, visited May 14, 2003.
Hsieh Hung-Yih
Tsai Cheng Mao
Duane Morris LLP
Koffs Steven E
Lin Sun James
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
System and method for performing intellectual property merge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for performing intellectual property merge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing intellectual property merge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3683437