Metal working – Method of mechanical manufacture – Electrical device making
Patent
1997-08-14
2000-07-04
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
29827, 29840, 26427217, 438116, H05K 330
Patent
active
060819979
ABSTRACT:
A system and method are presented for forming a grid array device package around an integrated circuit. The integrated circuit includes multiple I/O pads on an underside surface, and an upper surface of a substrate includes a corresponding set of bonding pads. The substrate also has an opening (i.e., a hole) extending therethrough and preferably substantially in the center of the set of bonding pads. Solder bumps formed upon the I/O pads of the integrated circuit are placed in direct contact with corresponding members of the set of bonding pads, then heated until they flow in a C4 connection method. Following C4 connection of the I/O and bonding pads, the substrate and the attached integrated circuit are positioned within a mold cavity formed between two mold sections, and a liquid encapsulant material is injected through the opening of the substrate such that the encapsulant fills the mold cavity. The coupled I/O and bonding pads are enveloped by the liquid encapsulant. The liquid encapsulant is preferably a C4 underfill material. By injecting the liquid encapsulant under pressure, the amount of time required to dispense the liquid encapsulant is reduced as well as the number of voids present in the liquid encapsulant. Following at least partial curing of the encapsulant, the mold sections are separated, and the packaged semiconductor device is removed. When fully cured and hardened, the encapsulant adheres to the adjacent surfaces of the integrated circuit and the substrate, essentially interlocking the surfaces.
REFERENCES:
patent: 4143456 (1979-03-01), Inoue
patent: 4766095 (1988-08-01), Hiroshi
patent: 5134773 (1992-08-01), LeMaire et al.
patent: 5218759 (1993-06-01), Juskey et al.
patent: 5420752 (1995-05-01), Variot
patent: 5450283 (1995-09-01), Lin et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5692296 (1997-12-01), Varioit
patent: 5732465 (1998-03-01), Tokita et al.
Alagaratnam Maniam
Chia Chok J.
Lim Seng Sooi
Arbes Carl J.
LSI Logic Corporation
LandOfFree
System and method for packaging an integrated circuit using enca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for packaging an integrated circuit using enca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for packaging an integrated circuit using enca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1474538