System and method for optimizing an integrated circuit design

Details System and method for optimizing an integrated circuit design System and method for optimizing an integrated circuit design

2008-07-08

2008-07-08

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07398501

ABSTRACT:
The present invention provides a comprehensive design environment defining a system architecture and methodology that may integrate interconnects, cores, ePLC, re-configurable processors and software into a manageable and predictable system designs that achieve on-time system IC design results meeting desired specifications and budgets. For example, an interscalable interconnect maybe provided that is scalable and isochronous capable. Additionally, an abstract language may be provided to be able to describe interconnecting core functions. Further, a self-programmable chip may be provided that, upon receiving a construct, it could program itself to achieve the desired functionality, such as through the use of on-chip knowledge and the like.

REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5625565 (1997-04-01), Van Dyke
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5754789 (1998-05-01), Nowatzyk et al.
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5818729 (1998-10-01), Wang et al.
patent: 5829031 (1998-10-01), Lynch
patent: 6026226 (2000-02-01), Heile et al.
patent: 6070003 (2000-05-01), Gove et al.
patent: 6148357 (2000-11-01), Gulick et al.
patent: 6243851 (2001-06-01), Hwang et al.
patent: 6347395 (2002-02-01), Payne et al.
patent: 6414971 (2002-07-01), James et al.
patent: 6459136 (2002-10-01), Amarilio et al.
patent: 6467010 (2002-10-01), Pontius et al.
patent: 6505329 (2003-01-01), Matsuzawa
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6539531 (2003-03-01), Miller et al.
patent: 6543040 (2003-04-01), Bednar et al.
patent: 6560739 (2003-05-01), Chung
patent: 6567969 (2003-05-01), Agrawal et al.
patent: 5867400 (2003-06-01), Cheung
patent: 6654946 (2003-11-01), Eneboe et al.
patent: 6751783 (2004-06-01), Eneboe et al.
patent: 6792584 (2004-09-01), Eneboe et al.
patent: 6834380 (2004-12-01), Khazei
patent: 6871248 (2005-03-01), Riley
patent: 6948031 (2005-09-01), Chilton
patent: 6980543 (2005-12-01), Kastenholz et al.
patent: 2001/0001881 (2001-05-01), Mohan et al.
patent: 2002/0113619 (2002-08-01), Wong
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0110339 (2003-06-01), Calvignac et al.
patent: 01202397 (2001-07-01), None
patent: 02202886 (2002-07-01), None
“SOP: A Reconfigurable Massively Parallel System and Its Control-Data-!Flow based Compiling Method”, IEEE, pp. 148-156, 1996—Author(s)—Yamauchi et al.
“Code Generation for Core Processors”, ACM, pp. 232-237, 1997—Author(s)—Marwedel.
“Configurable Computing”, Scientific American, http://www.sciam.com, pp. 1-10, Jun. 1997—Author(s)—Villasenor et al.
“SOP: Adaptive Massively Parallel System”, CiteSeer, pp. 1-2, 1995—Author(s)—Yamauchi et al.

Affiliated with

Also associated with

Rating

System and method for optimizing an integrated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for optimizing an integrated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for optimizing an integrated circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2781160