Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-05-17
2005-05-17
Chace, Christian P. (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S217000, C712S229000
Reexamination Certificate
active
06895489
ABSTRACT:
The present system and method allows for a memory location, typically a system event register, present in a processor to be accessed as either big or little endian mode, depending on an operating system (OS) accessible bit for endian selection. The OS type is determined at boot time.
REFERENCES:
patent: 5408664 (1995-04-01), Zarrin et al.
patent: 5524245 (1996-06-01), Zarrin et al.
patent: 5781763 (1998-07-01), Beukema et al.
patent: 5819117 (1998-10-01), Hansen
patent: 5928349 (1999-07-01), Loen et al.
patent: 5937170 (1999-08-01), Bedarida
patent: 6021275 (2000-02-01), Horwat
patent: 6157955 (2000-12-01), Narad et al.
patent: 6388586 (2002-05-01), Fischer et al.
patent: 6401117 (2002-06-01), Narad et al.
patent: 20040054844 (2004-03-01), Kirsch
Intel IXP4XX Product Line of Newtork Processor and IXC1100 Control Plane Processor: Understanding Big Endian and Littel Endian Modes, Dec. 2003, document No. 25437-001.*
Intel XScale Microarchitecture, Technical Summary, 2000.*
Search Report issued on Jan. 20, 2004 in counterpart foreign application in GB under application No. 317112.1.
Chheda Sachin N.
Nicholes Martin O.
Qureshi Shiraz A.
LandOfFree
System and method for operating in endian independent mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for operating in endian independent mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for operating in endian independent mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3390495