System and method for modifying integrated circuit hold times

Details System and method for modifying integrated circuit hold times System and method for modifying integrated circuit hold times

2007-03-13

2007-03-13

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10352799

ABSTRACT:
A method of arranging an integrated circuit to correct for hold time errors comprises fixing the position of existing cells in a design, determining hold time errors required to be corrected and placing buffer cells in spaces in the existing design. By placing buffer cells in spaces in the existing design, rather than moving cells in the existing design, the hold time can be corrected without changing the critical path.

REFERENCES:
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5764528 (1998-06-01), Nakamura
patent: 5859776 (1999-01-01), Sato et al.
patent: 5896299 (1999-04-01), Ginetti et al.
patent: 5983376 (1999-11-01), Narayanan et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6425115 (2002-07-01), Risler et al.
patent: 6480994 (2002-11-01), Tetelbaum et al.
patent: 6487707 (2002-11-01), Kamiya
patent: 6493854 (2002-12-01), Chowdhury et al.
patent: 6546531 (2003-04-01), Quach et al.
patent: 6606736 (2003-08-01), Kobayashi et al.
patent: 6651224 (2003-11-01), Sano et al.
patent: 6681373 (2004-01-01), Zolotykh et al.
patent: 6871329 (2005-03-01), Matsumoto
patent: 2003/0051222 (2003-03-01), Williams et al.
patent: 2003/0101399 (2003-05-01), Yoshikawa
patent: 2005/0268263 (2005-12-01), Sun et al.
N.V. Shenoy et al., Minimum Padding to satisfy Short Path COnstraints, IEEE/ACM International Conference on Computer-Aided Design, pp. 156-161, Nov. 1993.

Affiliated with

Also associated with

Rating

System and method for modifying integrated circuit hold times does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for modifying integrated circuit hold times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for modifying integrated circuit hold times will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3753783