Static information storage and retrieval – Read/write circuit – Including signal clamping
Reexamination Certificate
2011-08-30
2011-08-30
Mai, Son L (Department: 2827)
Static information storage and retrieval
Read/write circuit
Including signal clamping
C365S051000, C365S189090
Reexamination Certificate
active
08009487
ABSTRACT:
The present disclosure includes devices, methods, and systems for programming memory, such as resistance variable memory. One embodiment can include an array of resistance variable memory cells, wherein the resistance variable memory cells are coupled to one or more data lines, a row decoder connected to a first side of the array, a column decoder connected to a second side of the array, wherein the second side is adjacent to the first side, a gap located adjacent to the row decoder and the column decoder, and clamp circuitry configured to control a reverse bias voltage associated with one or more unselected memory cells during a programming operation, wherein the clamp circuitry is located in the gap and is selectively coupled to the one or more data lines.
REFERENCES:
patent: 4733372 (1988-03-01), Nanbu et al.
patent: 4999813 (1991-03-01), Ohtsuka et al.
patent: 5216630 (1993-06-01), Nakase
patent: 5307307 (1994-04-01), Wada et al.
patent: 5465233 (1995-11-01), Slemmer
patent: 5822257 (1998-10-01), Ogawa
patent: 5825694 (1998-10-01), Okimoto et al.
patent: 5835419 (1998-11-01), Ichimura et al.
patent: 5986915 (1999-11-01), Okimoto et al.
patent: 5991211 (1999-11-01), Kato et al.
patent: 6385074 (2002-05-01), Johnson et al.
patent: 6462984 (2002-10-01), Xu et al.
patent: 6667900 (2003-12-01), Lowery et al.
patent: 6828842 (2004-12-01), Saito et al.
patent: 6873561 (2005-03-01), Ooishi
patent: 6888774 (2005-05-01), Suzuki et al.
patent: 6961264 (2005-11-01), Tsuchida
patent: 7196943 (2007-03-01), Mirichigni et al.
patent: 7266016 (2007-09-01), Kameda
patent: 7304888 (2007-12-01), Knall
patent: 7307268 (2007-12-01), Scheuerlein
patent: 7408212 (2008-08-01), Luan et al.
patent: 7596035 (2009-09-01), Doyle et al.
patent: 7602654 (2009-10-01), Yabuuchi et al.
patent: 2003/0026134 (2003-02-01), Lowrey
patent: 2003/0048684 (2003-03-01), Tanzawa et al.
patent: 2005/0047193 (2005-03-01), Bedeschi et al.
patent: 2005/0185444 (2005-08-01), Yang et al.
patent: 2006/0083078 (2006-04-01), Sforzin et al.
patent: 2007/0211545 (2007-09-01), Otsuka et al.
patent: 2008/0031067 (2008-02-01), Lovett
patent: 1039471 (2000-09-01), None
patent: 1548745 (2005-06-01), None
patent: 10-1999-0077852 (1999-10-01), None
patent: 10-2002-0046321 (2002-06-01), None
patent: 02078003 (2002-10-01), None
Bedeschi, F., et al. “An 8Mb Demonstrator for High-Density 1.8V Phase-Change Memories,” IEEE 2004 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 442-445. (2004).
Lee, Kwang-Jin, et al. “A 90nm 1.8V 512Mb Diode-Switch PRAM with 266M/bs Read Throughput,” IEEE 2007 International Solid State Circuits Conference, Session 26, pp. 472-473, 616. (2007).
International Search Report and Written Opinion for related PCT Application PCT/US2009/002355, dated Dec. 17, 2009 (15 pgs.).
European Search Report for related European Application No. 09742980.7 dated May 30, 2011 (7 pages).
Brooks Cameron & Huebsch PLLC
Mai Son L
Micro)n Technology, Inc.
LandOfFree
System and method for mitigating reverse bias leakage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for mitigating reverse bias leakage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for mitigating reverse bias leakage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2683331