System and method for minimizing upsets in digital...

Electrical computers and digital processing systems: support – Computer power control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S310000

Reexamination Certificate

active

06948080

ABSTRACT:
A system and method for maintaining the upset rate of microcircuits within acceptable limits, while optimizing performance and, optionally, not increasing power consumption. The system comprises a variable power supply, which supplies power to the microcircuit; a controller which provides an instructions to the variable power supply to vary voltage depending on susceptibility to upsets; and an actuator for sending an actuating signal to the controller. The system can include a variable frequency clock for varying the clock rate of the microcircuit and the controller can send instructions to vary the clock rate in order to keep power consumption constant.

REFERENCES:
patent: 3703645 (1972-11-01), Swift
patent: 4032838 (1977-06-01), Minami et al.
patent: 4156940 (1979-05-01), Hollingsworth et al.
patent: 5485486 (1996-01-01), Gilhousen et al.
patent: 5689175 (1997-11-01), Hanson et al.
patent: 6301128 (2001-10-01), Jang et al.
patent: 6483739 (2002-11-01), Houston
patent: 6522078 (2003-02-01), Okamoto et al.
patent: 6768144 (2004-07-01), Houston et al.
patent: 2002/0003653 (2002-01-01), Takeda et al.
patent: 2002/0045460 (2002-04-01), Makinen et al.
Ikeda et al, A Soft Error Immune 0.35 Micron PD-SOI SRAM Technology Compatible With Bulk CMOS, Proc. 1998 IEEE Int'l SOI Conf., Oct. 1998.
ASIC Products Application Note, “Quality and Reliability,” Rev. 3, SA14-2280-03, IBM, 1999.
IBM ASIC SA-27 Databook, 1998, available on website: www.IBM.com/chips/products/asic.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for minimizing upsets in digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for minimizing upsets in digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for minimizing upsets in digital... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3370377

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.