Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-11
2007-09-11
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C257S620000
Reexamination Certificate
active
10740284
ABSTRACT:
A system and method for mapping Intellectual Property (IP) components onto a pre-fabricated chip slice allows a user to select a target location for placement of an IP component onto a slice. A slice definition of the pre-fabricated chip slice is searched for a legal location for the IP component that is near to the target location. The IP component is mapped to the legal location.
REFERENCES:
patent: 5124776 (1992-06-01), Tanizawa et al.
patent: 5283753 (1994-02-01), Schucker et al.
patent: 5737236 (1998-04-01), Maziasz et al.
patent: 5910899 (1999-06-01), Barrientos
patent: 6054872 (2000-04-01), Fudanuki et al.
patent: 6127874 (2000-10-01), Wakabayashi et al.
patent: 6189131 (2001-02-01), Graef et al.
patent: 6334207 (2001-12-01), Joly et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6480989 (2002-11-01), Chan et al.
patent: 6516457 (2003-02-01), Kondou
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6601228 (2003-07-01), LaBerge
patent: 6611045 (2003-08-01), Travis et al.
patent: 6760896 (2004-07-01), Andreev et al.
patent: 6779158 (2004-08-01), Whitaker et al.
patent: 6792589 (2004-09-01), Whitaker et al.
patent: 6823499 (2004-11-01), Vasishta et al.
patent: 7003738 (2006-02-01), Bhattacharya et al.
patent: 7043713 (2006-05-01), Osann et al.
patent: 2003/0233628 (2003-12-01), Rana et al.
patent: 2005/0034086 (2005-02-01), Hamlin et al.
patent: 2005/0034087 (2005-02-01), Hamlin et al.
patent: 2005/0114818 (2005-05-01), Khakzadi et al.
patent: 2005/0116738 (2005-06-01), Auracher et al.
McMacken, J. and Chamberlain, S.; “CHORD: A Modular Semiconductor Device Simulation Development Tool Incorporating External Network Models,” IEEE Transactions on Computer-Aided Design, vol. 8, No. 8, Aug. 1989, pp. 826-836.
H. Zacatelco et al.; “AnGeLa: A Smart Tool for the Automatic Layout Generation of Analog Cells,” IEEE Transactions 1996, pp. 282-285.
H. Zheng et al.; “Modular Verification of Timed Circuits Using Automatic Abstraction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, No. 9, Sep. 2003, pp. 1138-1153.
P. Agrawal.; “Emerging Technologies for Electronic Design and Test,” IEEE Transactions 1994, p. 18.
M. L. Anido et al.; “TEDMOS-A CAD System for ASIC Design on IBM®-PC like Computers,” IEEE Transactions 1994, pp. 420-427.
Dillon Michael N.
Khakzadi Khosro
Tremel Chris J.
Chiang Jack
LSI Corporation
Westman Champlin & Kelly
LandOfFree
System and method for mapping logical components to physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for mapping logical components to physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for mapping logical components to physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3765508