Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-06-12
2007-06-12
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S618000, C438S672000, C257SE21022
Reexamination Certificate
active
10861563
ABSTRACT:
A system and method is described for manufacturing an out of plane integrated circuit inductor. A plurality of parallel metal bars are formed on a substrate and covered with a first passivation layer. A ferromagnetic core is then deposited over the first passivation layer with its length perpendicular to the plurality of parallel metal bars. A second passivation layer is deposited over the ferromagnetic core and vias are etched through the passivation layers to the alternate ends of the underlying parallel metal bars. A plurality of cross connection metal bars are then formed on the second passivation layer with vertical portions that fill the vias and connect the alternate ends of the plurality of parallel metal bars to form an inductor coil. A third passivation layer is then deposited over the cross connection metal bars.
REFERENCES:
patent: 3290758 (1966-12-01), Moyer
patent: 3614554 (1971-10-01), Richardson et al.
patent: 3858138 (1974-12-01), Gittleman et al.
patent: 5070317 (1991-12-01), Bhagat
patent: 5372967 (1994-12-01), Sundaram et al.
patent: 5610569 (1997-03-01), Hwang et al.
patent: 6008102 (1999-12-01), Alford et al.
patent: 6103405 (2000-08-01), Tomita
patent: 6236538 (2001-05-01), Yamada et al.
patent: 6249039 (2001-06-01), Harvey et al.
patent: 6377156 (2002-04-01), Farrar et al.
patent: 6417039 (2002-07-01), Webster
patent: 6445271 (2002-09-01), Johnson
patent: 6535098 (2003-03-01), Yeo et al.
patent: 6541841 (2003-04-01), Maeda et al.
patent: 6595787 (2003-07-01), Fork et al.
patent: 6614093 (2003-09-01), Ott et al.
patent: 6635949 (2003-10-01), Lowther et al.
patent: 6646533 (2003-11-01), Biegelson et al.
patent: 6646534 (2003-11-01), Ahn et al.
patent: 6803848 (2004-10-01), Yeo et al.
patent: 6819527 (2004-11-01), Dill et al.
patent: 7033880 (2006-04-01), Rhee
Chua, Christopher L., et al, “Out-of-Plane High-Q Inductors on Low-Resistance Silicon,” Journal of Microelectromechanical Systems, vol. 12, No. 6, Dec. 2003, pp. 989-995.
Carchon, G., et al., “Wafer-Level Packaging Technology for Extended Global Wiring and Inductors,” IEEE, 2003, pp. 103-106.
Drizlikh Sergei
Thibeault Todd
Geyer Scott B.
National Semiconductor Corporation
LandOfFree
System and method for manufacturing an out of plane... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for manufacturing an out of plane..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for manufacturing an out of plane... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3840992