System and method for manufacturing a mask for semiconductor...

Photocopying – Projection printing and copying cameras – With developing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C355S072000, C396S611000

Reexamination Certificate

active

07999910

ABSTRACT:
The present disclosure provides a system and method for manufacturing a mask for semiconductor processing. In one example, the system includes at least one exposure unit configured to select a recipe for a later baking process in a post treatment unit, a buffer unit coupled to the exposure unit and configured to move the mask substrate from the exposure unit to the post treatment unit without exposing the mask substrate to the environment; and the post treatment unit coupled to the buffer unit and the exposure unit and configured to perform a baking process on the mask substrate using baking parameters associated with the recipe selected by the exposure unit.

REFERENCES:
patent: 6165678 (2000-12-01), Allen et al.
patent: 6277546 (2001-08-01), Breyta et al.
patent: 6297871 (2001-10-01), Hagiwara
patent: 6377334 (2002-04-01), Whiting
patent: 6420098 (2002-07-01), Mautz
patent: 6437851 (2002-08-01), Hagiwara
patent: 6641963 (2003-11-01), Rangarajan et al.
patent: 7042553 (2006-05-01), An et al.
patent: 7145643 (2006-12-01), Auer-Jongepier et al.
patent: 7268853 (2007-09-01), Ryu et al.
patent: 2004/0001188 (2004-01-01), Janssen et al.
patent: 2004/0078108 (2004-04-01), Choo et al.
patent: 2004/0107020 (2004-06-01), Yokoyama et al.
patent: 2005/0061441 (2005-03-01), Hashinoki et al.
Nagahara, Seiji, et al., “Radiation Chemistry of Triphenylsulfonium Salts in EB and X-Ray Chemically Amplified Resists—Proton Generation Mechanisms”, Journal of Photopolymer Science and Technology, vol. 11, No. 4, 1998, pp. 577-580.
Hinsberg, W.D., et al., “Chemical and Physical Aspects of the Post-Exposure Baking Process Used for Positive-Tone Chemically Amplified Resist”, IBM J. Res. & Dev., vol. 45, No. 5, Sep. 2001, pp. 667-682.
Parker, Jeffrey M., et al, “Direct Temperature Metrology Helps Minimize CA-Resist CD Variation”, Solid State Technology, Sep. 2000, 4 pages.
Rathsack, Benjamen M., et al., “Lithography Simulation of Sub-0.30 Micron Resist Features for Photomask Fabrication Using I-Line Optical Pattern Generators”, BACUS Symposium on Photomask Technology, SPIE vol. 3873, Sep. 1999, pp. 484-492.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for manufacturing a mask for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for manufacturing a mask for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for manufacturing a mask for semiconductor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2719597

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.