Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-12-06
2005-12-06
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000, C710S311000
Reexamination Certificate
active
06973525
ABSTRACT:
Bus numbering management for an information handling system, such as a personal computer, is provided by interfacing one or more selectively hidden devices with one or more buses through either a hardware or software implementation. If an inactive bus becomes active, then disabling of a selectively hidden device interfaced with another active bus provides a bus number to the newly active bus. For instance, if a graphics capability is added to a computer system through a PCI bus, a PCI bridge associated with a second PCI bus is disabled so that the PCI bus number for the portion of the second PCI bus between the chipset of the computer system and the PCI bridge is available for use as the PCI bus number for the PCI bus associated with the graphics capability. The PCI bus number for the portion of the second PCI bus between the PCI bridge and existing peripheral devices is available for use for both portions of the second PCI bus. Thus, peripheral devices associated with the second PCI bus will continue to be recognized by the operating system as associated with the same PCI bus number. Alternatively, instructions associated with the PCI bus controller enables or disables a virtual device by handling input/output accesses.
REFERENCES:
patent: 5588125 (1996-12-01), Bennett
patent: 5892964 (1999-04-01), Horan et al.
patent: 5974474 (1999-10-01), Furner et al.
patent: 6101322 (2000-08-01), Goodrum et al.
patent: 6148656 (2000-11-01), Breton
patent: 6167476 (2000-12-01), Olarig et al.
patent: 6269417 (2001-07-01), Mahalingam
patent: 6272582 (2001-08-01), Streitenberger et al.
patent: 6295566 (2001-09-01), Stufflebeam
patent: 6324609 (2001-11-01), Davis et al.
patent: 6330656 (2001-12-01), Bealkowski et al.
patent: 6397268 (2002-05-01), Cepulis
patent: 6629157 (2003-09-01), Falardeau et al.
patent: 6721883 (2004-04-01), Khatri et al.
patent: 6882651 (2005-04-01), Wegner et al.
patent: 2003/0005207 (2003-01-01), Langendorf et al.
patent: 2003/0115394 (2003-06-01), Kulchytskyy et al.
Alexander Marc D.
Dennis Lowell B.
Martinez Ricardo L.
McCann Colin
Sang MyPhuong N.
Dell Products L.P.
Hamilton & Terrile LLP
Holland Robert W.
Huynh Kim T.
Perveen Rehana
LandOfFree
System and method for managing bus numbering does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for managing bus numbering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for managing bus numbering will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3501260