Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-08-21
2000-08-15
Nguyen, Hiep T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711144, 711145, 711206, G06F 1208
Patent
active
061051136
ABSTRACT:
A system and method for maintaining consistency between translational look-aside buffers (TLB) and page tables. A TLB has a TLB table for storing a list of virtual memory address-to-physical memory address translations, or page table entries (PTES) and a hardware-based controller for invalidating a translation that is stored in the TLB table when a corresponding page table entry changes. The TLB table includes a virtual memory (VM) page tag and a page table entry address tag for indexing the list of translations The VM page tag can be searched for VM pages that are referenced by a process. If a referenced VM page is found, an associated physical address is retrieved for use by the processor. The TLB controller includes a snooping controller for snooping a cache-memory interconnect for activity that affects PTEs. The page table entry address tag can be searched by a search engine in the TLB controller for snooped page table entry addresses. The TLB controller includes an updating module for invalidating or updating translations associated with snooped page table entry addresses. Translations in TLBs are thus updated or invalidated through hardware when an operating system changes a PTE, without intervention by an operating system or other software.
REFERENCES:
patent: 5339399 (1994-08-01), Lee et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5437017 (1995-07-01), Moore et al.
patent: 5463750 (1995-10-01), Sachs
patent: 5737756 (1998-04-01), White et al.
patent: 5752274 (1998-05-01), Garibay, Jr. et al.
patent: 5761734 (1998-06-01), Pfeffer et al.
patent: 5765022 (1998-06-01), Kaiser et al.
Hennessy and Patterson, Computer Architecture: A Quantitative Approach, 2.sup.nd Ed., pp. ix-xii, 372-457 and 634-760, Morgan and Kaufman Publishing, USA 1996.
Goodheart, B. and James Cox, The Magic Garden Explained, Prentice Hall, 1994, pp. ix-xix and 69-457 and 634-760, Morgan and Kaufman Publishing, USA 1996.
Schimmel, UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers, Addison-Wesley Professional Computing Series, 1994, pp. vii-xiv, 5-8 and 287-340.
Tomasevic, M. and V. Milutinovic, The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solution, IEEE Computer Society Press, 1993.
Nguyen Hiep T.
Silicon Graphics Inc.
LandOfFree
System and method for maintaining translation look-aside buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for maintaining translation look-aside buffer , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for maintaining translation look-aside buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018902