Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-05-09
2006-05-09
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S114000, C711S113000, C711S141000
Reexamination Certificate
active
07043610
ABSTRACT:
A disk array includes a system and method for cache management and conflict detection. Incoming host commands are processed by a storage controller, which identifies a set of at least one cache segment descriptor (CSD) associated with the requested address range. Command conflict detection can be quickly performed by examining the state information of each CSD associated with the command. The use of CSDs therefore permits the present invention to rapidly and efficiently perform read and write commands and detect conflicts.
REFERENCES:
patent: 5381539 (1995-01-01), Yanai et al.
patent: 5734814 (1998-03-01), Corbin et al.
patent: 6163773 (2000-12-01), Kishi
patent: 6760807 (2004-07-01), Brant et al.
patent: 2003/0079081 (2003-04-01), Okada et al.
patent: 2003/0084238 (2003-05-01), Okada et al.
patent: 2003/0097524 (2003-05-01), Brant et al.
patent: 2003/0221070 (2003-11-01), Minowa et al.
patent: 2004/0205296 (2004-10-01), Bearden
patent: 2005/0216669 (2005-09-01), Zhu et al.
Horn Robert
Khandai Biswajit
Aristos Logic Corporation
Dickstein , Shapiro, Morin & Oshinsky, LLP
Verbrugge Kevin
LandOfFree
System and method for maintaining cache coherency without... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for maintaining cache coherency without..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for maintaining cache coherency without... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3538090