Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2007-02-27
2007-02-27
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C710S005000, C370S351000, C370S463000, C712S032000, C712S208000
Reexamination Certificate
active
10714584
ABSTRACT:
There is disclosed a bus interface unit for transferring machine specific register (MSR) requests between a plurality of bus devices. The bus interface unit comprises: 1) a plurality of input ports for receiving incoming MSR requests from the plurality of bus devices; 2) a plurality of output ports for transmitting data to the plurality of bus devices; and 3) a controller for reading N routing associated with a first received MSR request and comparing a first identification (ID) value in a predetermined M-bit field in the N routing bits to a first designated value. The controller, in response to a determination that the first ID value does not equal the first designated value: 1) realigns the N routing bits such that remaining ones of the N-M bits outside the predetermined M-bit field are moved into the predetermined M-bit field and 2) transmits the realigned N routing bits via a first one of the plurality of output ports identified by the first ID value.
REFERENCES:
patent: 4429405 (1984-01-01), Bux et al.
patent: 4858112 (1989-08-01), Puerzer et al.
patent: 4965828 (1990-10-01), Ergott, Jr. et al.
patent: 4969120 (1990-11-01), Azevedo et al.
patent: 5007011 (1991-04-01), Murayama
patent: 5128666 (1992-07-01), Munier et al.
patent: 5164680 (1992-11-01), Mahabadi
patent: 5248906 (1993-09-01), Mahmood
patent: 5412786 (1995-05-01), Kusano
patent: 5528172 (1996-06-01), Sundstrom
patent: 5539739 (1996-07-01), Dike et al.
patent: 5577102 (1996-11-01), Koivunen
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5623644 (1997-04-01), Self et al.
patent: 5634043 (1997-05-01), Self et al.
patent: 5659784 (1997-08-01), Inaba et al.
patent: 5694586 (1997-12-01), Eneboe
patent: 5717343 (1998-02-01), Kwong
patent: 5740346 (1998-04-01), Wicki et al.
patent: 5796732 (1998-08-01), Mazzola et al.
patent: 5812875 (1998-09-01), Eneboe
patent: 5838950 (1998-11-01), Young et al.
patent: 5859550 (1999-01-01), Brandt
patent: 5909594 (1999-06-01), Ross et al.
patent: 5933610 (1999-08-01), Chambers et al.
patent: 5991824 (1999-11-01), Strand et al.
patent: 5996037 (1999-11-01), Emnett
patent: 6038651 (2000-03-01), VanHuben et al.
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6185629 (2001-02-01), Simpson et al.
patent: 6205524 (2001-03-01), Ng
patent: 6252865 (2001-06-01), Walton et al.
patent: 6256693 (2001-07-01), Platko
patent: 6282195 (2001-08-01), Miller et al.
patent: 6292025 (2001-09-01), Okumura
patent: 6333654 (2001-12-01), Harris et al.
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6353867 (2002-03-01), Qureshi et al.
patent: 6370616 (2002-04-01), Callison et al.
patent: 6415344 (2002-07-01), Jones et al.
patent: 6415361 (2002-07-01), Moh et al.
patent: 6415424 (2002-07-01), Arimilli et al.
patent: 6418497 (2002-07-01), Guthrie et al.
patent: 6477174 (2002-11-01), Dooley et al.
patent: 6504817 (2003-01-01), Oldfield et al.
patent: 6553446 (2003-04-01), Miller
patent: 6578098 (2003-06-01), Meiyappan et al.
patent: 6581116 (2003-06-01), Arimilli et al.
patent: 6584101 (2003-06-01), Hagglund et al.
patent: 6611893 (2003-08-01), Lee et al.
patent: 6700401 (2004-03-01), Lapidus
patent: 6763448 (2004-07-01), Mitsuishi
patent: 7062632 (2006-06-01), Freiwald et al.
patent: 2002/0053004 (2002-05-01), Pong
patent: 2002/0110120 (2002-08-01), Hagglund et al.
patent: 2002/0118041 (2002-08-01), Lapidus
patent: 2002/0120878 (2002-08-01), Lapidus
patent: 2002/0126693 (2002-09-01), Stark et al.
patent: 19949144 (2001-01-01), None
patent: 410285011 (1998-10-01), None
“hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core” by Hong et al. (abstract only) Publication Date: Oct. 2000.
Tanenbaum, Andrew S., “Structured Computer Organization,” Prentice-Hall, 2ndEd., pp. 10-12, 1984.
Calder, B and Grunwald, D., “Fast and Accurate Instruction Fetch and Branch Prediction,” Computer Architecture, Proceedings the 2nd Annual International Symposium on, 1 pp, Apr. 18-21, 1994.
John P. Uyemura, “CMOS Logic Circuit Design,” Kluwer Academic Publishers, Boston, MA; ISBN 0-7923-8452-0, pp. 144 & 145, 2001.
Wee-Seng Soh and Kim, H.S., “Dynamic bandwidth reservation in hierarchical wireless ATM networks using GPS-based prediction,” IEEE VTS 50th Vehicular Technology Conference, Amsterdam, Netherlands, on pp. 428-432 vol. 1, [online] Retrieved from IEEE Xplore, Abstract, 2 pages, Sep. 19, 1999.
Polze, A. et al., “Predictable Network Computing,” Proceedings of the 17th International Conference on Distributed Computing Systems, Baltimore, MD, on pp. 423-431, [online] Retrieved from IEEE Xplore, Abstract, 2 pages, May 27, 1997.
Kotlowski Kenneth J.
Tischler Brett
Advanced Micro Devices , Inc.
Ray Gopal C.
LandOfFree
System and method for machine specific register addressing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for machine specific register addressing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for machine specific register addressing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3820400