System and method for isochronous task switching via...

Details System and method for isochronous task switching via... System and method for isochronous task switching via...

2011-07-12

2011-07-12

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

C718S108000, C718S107000

Reexamination Certificate

active

07979686

ABSTRACT:
A multiplexed hierarchical array of interrupt controllers is configured to enable low latency task switching of a processor. The hierarchical array comprises a plurality of interrupt controllers coupled to a root interrupt controller. For each task that the processor is configured to execute, a corresponding interrupt controller is provided. To switch the processor to a task, the corresponding interrupt controller signals the root interrupt controller which, in turn, sends an interrupt and a Task Identifier to the processor. The root interrupt controller also cooperates with an access multiplexer/demultiplexer to select the corresponding interrupt controller for communication with the processor. By providing interrupt controller selection as well as task identification, the hierarchical array offloads arbitration and context switching overhead from the processor. That is, in response to the interrupt, the processor switches to the identified task and may access a memory address space dedicated to the task.

REFERENCES:
patent: 4494189 (1985-01-01), Bean et al.
patent: 5210873 (1993-05-01), Gay et al.
patent: 5509134 (1996-04-01), Fandrich et al.
patent: 5564060 (1996-10-01), Mahalingaiah et al.
patent: 5598549 (1997-01-01), Rathunde
patent: 5668811 (1997-09-01), Worsley et al.
patent: 5668971 (1997-09-01), Neufeld
patent: 5689713 (1997-11-01), Normoyle et al.
patent: 5802345 (1998-09-01), Matsunami et al.
patent: 5887175 (1999-03-01), Col et al.
patent: 6026471 (2000-02-01), Goodnow et al.
patent: 6031843 (2000-02-01), Swanberry et al.
patent: 6061709 (2000-05-01), Bronte
patent: 6070219 (2000-05-01), McAlpine et al.
patent: 6430594 (2002-08-01), Akiyama et al.
patent: 6473898 (2002-10-01), Waugh et al.
patent: 6684280 (2004-01-01), Chauvel et al.
patent: 6766347 (2004-07-01), Gulick
patent: 7117500 (2006-10-01), Pulsipher et al.
patent: 7124403 (2006-10-01), Price et al.
patent: 7209941 (2007-04-01), Furusawa et al.
patent: 7539991 (2009-05-01), Leong
patent: 2001/0049763 (2001-12-01), Barry et al.
patent: 2002/0087951 (2002-07-01), Bang, II
patent: 2003/0028362 (2003-02-01), Nagaki et al.
patent: 2003/0120713 (2003-06-01), Fenchel
patent: 2004/0153627 (2004-08-01), Alcazar et al.
patent: 2005/0193260 (2005-09-01), Kato
patent: 2006/0010308 (2006-01-01), Haruki et al.
patent: 2007/0157199 (2007-07-01), Iwamoto
patent: 420142 (1991-04-01), None
U.S. Appl. No. 11/590,205 entitled System and Method for Isochronous Task Switching Via Hardware Scheduling, filed Oct. 31, 2006 by David Morgan Robles, 24 pages.

Affiliated with

Also associated with

Rating

System and method for isochronous task switching via... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for isochronous task switching via..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for isochronous task switching via... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2641616