Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2006-06-13
2006-06-13
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S001000, C710S038000, C709S230000, C713S300000
Reexamination Certificate
active
07062575
ABSTRACT:
An information processing module forms a blade for a high density computer system. A processor is operable to perform information processing and an information signal interface is connected between the processor(s) and a module information signal connection. A service controller is operable to perform system management functions and is connected to a module management connection. Redundant sets of information and management signal connections can be provided. The information signal interface and the service controller provide a buffer between the processor of the information processing module and the remainder of the modular computer system enabling flexibility in the choice of processor and internal structure for the information processing module.
REFERENCES:
patent: 5971804 (1999-10-01), Gallagher et al.
patent: 6044476 (2000-03-01), Ote et al.
patent: 6088816 (2000-07-01), Nouri et al.
patent: 6145102 (2000-11-01), Klein et al.
patent: 6247078 (2001-06-01), Ebert
patent: 6260155 (2001-07-01), Dellacona
patent: 6325636 (2001-12-01), Hipp et al.
patent: 6452809 (2002-09-01), Jackson et al.
patent: 6556438 (2003-04-01), Bolognia et al.
patent: 6583989 (2003-06-01), Guyer et al.
patent: 6594150 (2003-07-01), Creason et al.
patent: 6654252 (2003-11-01), Raynham
patent: 6742068 (2004-05-01), Gallagher et al.
patent: 2002/0124114 (2002-09-01), Bottom et al.
patent: 2003/0033364 (2003-02-01), Garnett et al.
patent: 2003/0033365 (2003-02-01), Garnett et al.
patent: 2003/0033366 (2003-02-01), Garnett et al.
patent: 2003/0033459 (2003-02-01), Garnett
patent: 2003/0033460 (2003-02-01), King et al.
patent: 2003/0051167 (2003-03-01), King et al.
patent: 2005/0108582 (2005-05-01), Fung
patent: 1014621 (1995-01-01), None
patent: 765004 (1996-09-01), None
patent: 860781 (1998-02-01), None
patent: 02/08891 (2002-01-01), None
patent: 02/069076 (2002-09-01), None
patent: 02/101573 (2002-12-01), None
Anonymous: “Minimal Server” Research Disclosure, No. 445, May 1, 2001, p. 829, XP00712839, Havant, UK, article No. 445121.
RLX Technologies “Redefining Server Economics”, White Paper, 'Online! May 2001, pp. 1-15, XP002277197, http://www.isp-planet.com/img/profiles/RLX—Paper.pdf.
“High Availability Embedded Ethernet Solutions”, ZNYX Networks, Online! XP002277382, http://www.zn;yx.com
ews/2001
ews0106a.html.
“Force Announces First ‘Universal-Mode’ Pentium III Processor-Based Single Board Computers”, Force Computers, Online! Apr. 30, 2001, XP002277383, http://www.forcecomputers.com
ews/viewNews.cfm?subList=s&detail=1&pressID=152.
Garnett Paul J
Heffernan Peter
King James E
Mayhead Martin P
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Peyton Tammara
Sun Microsystems Inc.
LandOfFree
System and method for interfacing computer system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for interfacing computer system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for interfacing computer system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3709922