Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-10-31
2006-10-31
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S013000
Reexamination Certificate
active
07131028
ABSTRACT:
An interconnect system connects two drawers of a redundant computer system, wherein each drawer contains a redundant node of the computer system. A first signal source and a first signal preventer are operatively associated with a first drawer of the two drawers. A second signal source and a second signal preventer are operatively associated with a second drawer of the two drawers. Each of the two drawers has a connection interface that includes a plurality of terminals connected to a redundant node of the drawer. A redundant system may be provided by connecting the connection interfaces with a connector. The connecter is further configured to connect the first signal source to the second signal preventer, and the second signal source to the first signal preventer, thereby signaling each drawer that the computer system may be operated in a redundant mode. If the connector is disconnected, the connection between the first signal source and the second signal preventer, and between the second signal source and the first signal preventer, are also disconnected, thereby signaling each drawer that the computer system cannot be operated in a redundant mode.
REFERENCES:
patent: 4610013 (1986-09-01), Long et al.
patent: 5313386 (1994-05-01), Cook et al.
patent: 5696895 (1997-12-01), Hemphill et al.
patent: 5963979 (1999-10-01), Inoue
patent: 6496940 (2002-12-01), Horst et al.
patent: 6505305 (2003-01-01), Olarig
patent: 6658595 (2003-12-01), Thamattoor
patent: 2003/0037133 (2003-02-01), Owens
Microsoft Press Computer Dictionary Third Edition, “grounding”, Microsoft Press, 1997, pp. 222-223.
RadiSys.; Platform Management; MD2000 Platform Management Overview; P/N 007-01138-000; Oct. 2000, 2000 RadiSys Corporation; 1-4; Platform Management And Alarming; pp. 1-6; Components; pp. 7-14.
Intel; IPMI v1.5 Overview, 2001 Intel Corporation; pp. 1-4.
Intelligent Platform Management Interface; IPMI Specification Version 1.0 Available, http://developer.intel.com/design/servers/ipmi/spec.htm; Jul. 1, 2002, pp. 1-2.
PCI International Computer Manufacturer Group (PICMG) Releases Compact PCI System Management Specification; Release Apr.'00, Apr. 18, 2000; http://www.picmgeu.org/press—releases/release—april.htm; pp. 1-3; Jul. 1, 2002.
CompactPCI Keeps Plugging Away; Special Report; CompactCPI Goes To Town, By: David B. Cotton; Jun. 2001; pp. 38, 40-43.
CompactPCI: Here, There And (Almost) Everywhere; Special Report; CompactPCI Goes To Town, By: Jon Kenton and Dennis Liles; RTC Jun. 2001; pp. 48, 50, 52-53.
Bridging Beyond Eight Slots Part II: A Bridge Over Troubled Waters?; Special Report; CompactPCI Goes To Town, By: Tom Sutherland; Jun. 2001 RIC; pp. 57-61.
Krishnamurthy Ramani
Sidhu Balkar S.
Chu Gabriel L.
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Sun Microsystems Inc.
LandOfFree
System and method for interconnecting nodes of a redundant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for interconnecting nodes of a redundant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for interconnecting nodes of a redundant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685857