Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2009-10-27
2011-11-22
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S104000, C711S105000, C711SE12001, C711SE12008
Reexamination Certificate
active
08065472
ABSTRACT:
A system includes a non-volatile mass storage unit, e.g., a flash memory device and/or a hard drive unit for instance. A memory device is used as a high speed data buffer and/or cache for the non-volatile storage unit. The memory device may be non-volatile, e.g., magnetic random access memory (MRAM) or volatile memory, e.g., synchronous dynamic random access memory (SDRAM). By buffering and/or caching the write data, fewer accesses are required to the mass storage device thereby increasing system performance. Additionally, mechanical and electrical degradation of the mass storage device is reduced. Certain trigger events can be programmed to cause data from the memory device to be written to the mass storage device. The write buffer contents may be preserved across reset or power loss events. The mass storage unit may be a data transport layer, e.g., Ethernet, USB, Bluetooth, etc.
REFERENCES:
patent: 3478325 (1969-11-01), Maholick et al.
patent: 5542066 (1996-07-01), Mattson et al.
patent: 5586291 (1996-12-01), Lasker et al.
patent: 5636355 (1997-06-01), Ramakrishnan et al.
patent: 5754888 (1998-05-01), Yang et al.
patent: 5761705 (1998-06-01), DeKoning et al.
patent: 5778418 (1998-07-01), Auclair et al.
patent: 6295577 (2001-09-01), Anderson et al.
patent: 6798599 (2004-09-01), Dykes et al.
patent: 6968450 (2005-11-01), Rothberg et al.
patent: 7003623 (2006-02-01), Teng
patent: 7099993 (2006-08-01), Keeler
patent: 7136973 (2006-11-01), Sinclair
patent: 7177983 (2007-02-01), Royer
patent: 7610445 (2009-10-01), Manus et al.
Varma et al., “Destage Algorithms for Disk Arrays with Nonvolatile Caches,” IEEE Tr. Computers, Feb. 1998, pp. 228-235.
IEEE 100 The Authoritative Dictionary of IEEE Standards Terms 7th edition, 2000, IEEE Press, pp. 882, 1104.
The Cache Memory Book, 2nd edition, Jim Handy, Academic Press 1998, p. 207.
Computer Architecture a Quantitative Approach, 3rd edition, Hennessy & Patterson, 2003, Morgan Kaufman, pp. 691,774.
John L. Hennessy and David A. Patterson, Computer Architecture a Quantitative Approach, Memory Approach, 1990, 4 pages, Morgan Kaufmann Publishers, 1990 San Francisco, CA.
Joris Evers, WinHEC: Samsung to Show “Flash” Laptop Hard Drives, http://www.pcworld.com/printable/article/id,120566/printable.html., PC World, Apr. 25, 2005, 2 pages.
Anderson Douglas
Manus Justin Evan
Ranga Rajan
Wong Yoon Kean
Bataille Pierre-Michel
Fishburn John P
Hewlett--Packard Development Company, L.P.
LandOfFree
System and method for improving data integrity and memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for improving data integrity and memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for improving data integrity and memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290079