Pulse or digital communications – Receivers – Automatic gain control
Reexamination Certificate
2011-08-02
2011-08-02
Fan, Chieh M (Department: 2611)
Pulse or digital communications
Receivers
Automatic gain control
C375S344000, C375S316000, C330S129000, C330S254000, C455S234100
Reexamination Certificate
active
07991086
ABSTRACT:
A system and method for carrier recovery includes a plurality of carrier recovery modules, each processing the same input symbols, and each having a gain input and an error output. A loop gain control receives errors from the carrier recovery modules and provides gains to the carrier recovery modules. Based upon the errors during a current period, the loop gain control determines which module produced lowest errors, and selects the gain associated with that module as a best gain which is applied to a module which outputs symbols for decoding during a next period.
REFERENCES:
patent: 4119926 (1978-10-01), Frosch et al.
patent: 4308619 (1981-12-01), Hughes
patent: 4320526 (1982-03-01), Gitlin
patent: 4920320 (1990-04-01), Matthews
patent: 5057794 (1991-10-01), Shih
patent: 5077529 (1991-12-01), Ghoshal et al.
patent: 5131008 (1992-07-01), Kazecki et al.
patent: 5136645 (1992-08-01), Brockman
patent: 5384665 (1995-01-01), Ohkuma et al.
patent: 5471508 (1995-11-01), Koslov
patent: 5602883 (1997-02-01), Stephens et al.
patent: 5659583 (1997-08-01), Lane
patent: 5666170 (1997-09-01), Stewart
patent: 5671253 (1997-09-01), Stewart
patent: 5754437 (1998-05-01), Blazo
patent: 5757239 (1998-05-01), Gilmore
patent: 5793824 (1998-08-01), Burch et al.
patent: 5867539 (1999-02-01), Koslov
patent: 5870438 (1999-02-01), Olafsson
patent: 6018556 (2000-01-01), Janesch et al.
patent: 6219095 (2001-04-01), Zhang et al.
patent: 6430243 (2002-08-01), White
patent: 6577685 (2003-06-01), Bao et al.
patent: 6707863 (2004-03-01), Mrozek et al.
patent: 6920189 (2005-07-01), Spalink
patent: 7099639 (2006-08-01), Akahori
patent: 7187731 (2007-03-01), Popper
patent: 7236545 (2007-06-01), Kolze
patent: 7274735 (2007-09-01), Lusky et al.
patent: 7302024 (2007-11-01), Arambepola
patent: 7558340 (2009-07-01), Kim et al.
patent: 7558341 (2009-07-01), Han
patent: 7570576 (2009-08-01), Kolze
patent: 7668260 (2010-02-01), Arambepola
patent: 2002/0018519 (2002-02-01), Chiba
patent: 2002/0036713 (2002-03-01), Zhang et al.
patent: 2002/0164969 (2002-11-01), Meehan
patent: 2002/0172310 (2002-11-01), Thamsirianunt et al.
patent: 2002/0187767 (2002-12-01), Meehan
patent: 2004/0028174 (2004-02-01), Koren
patent: 2004/0062327 (2004-04-01), Yang
patent: 2004/0114675 (2004-06-01), Crawford
patent: 2004/0165682 (2004-08-01), Jun
patent: 2005/0058192 (2005-03-01), Lee
patent: 2005/0141645 (2005-06-01), Kim et al.
patent: 2005/0152462 (2005-07-01), Tatsuta et al.
patent: 2006/0078070 (2006-04-01), Zhidkov et al.
patent: 2008/0225168 (2008-09-01), Ouslis et al.
patent: 2009/0245390 (2009-10-01), Kim et al.
patent: 199647928 (1996-09-01), None
patent: 738426 (1995-02-01), None
patent: 738428 (1995-02-01), None
patent: 8251243 (1996-09-01), None
patent: 200423330 (2004-01-01), None
Beomsup, “Dual-loop DPLL Gear-Shifting Algorithm for Fast Synchronization,”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, No. 7, pp. 577-586, Jul. 1997.
Brugel, “Variable Bandwidth DPLL Bit Synchronizer with Rapid Acquisition Implemented as a Finite State Machine,”, IEEE Transactions on Communications, vol. 42, No. 9, pp. 2751-2759, Sep. 1994.
Cessna, et al., “Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian Noise”, IEEE Transactions on Communications, vol. COM-20. No. 2. Apr. 1972.
Chang et al., “LMS Adaptive Phase Locked Loops for Carrier Recovery,” 1999 IEEE Int'l, Symposium on Intelligent Signal Processing and Communication Systems, Signal Processing and Communications Beyond 2000, pp. 581-584, Published, Bangkok, Thailand 1999.
Chii, et al., “PHDPLL for Sonet Desynchronizer,” Globecome'91, 1991 IEEE.
Fitz et al., A Performance Analysis of a Digital PLL Based MPSK Demodulator, IEEE Transactions on Communications, vol. 43, No. 2/3/4, Feb./Mar./Apr. 1995.
Hae, et al., “Dual-Loop Digital PLL Design for Adaptive Clock Recovery,” IEICE Transactions on Fundamentals of Electornics, Communications and Computer Sciences, vol. E81-A, No. 12, pp. 2509-2514, Dec. 1998.
Huang, et al., Decision-Directed PLL for Coherent Optical Pulse CDMA Systems in the Presence of Multiuser CDMA Systems in the Presence of Multiuser Intereference, Laser Phase Noise, and Shot Noise, Journal of Lightwave Technology, vol. 16, No. 10, Oct. 1998.
Hwang et al., “A Digitally Controlled Phase-Locked Loop with Fast Locking Scheme for Clock Synthesis,” 2000 IEEE Int'l. Solid-State Circuits Conf., Digest of Technical Papers (Cat. No. OOCH37056), pp. 168-169, 453, Published Piscataway, NJ 2000, 496 pp.
Lee, “A 250 MHz Low Jitter Adaptive Bandwidth PLL,” ISSCC99/Session20/Paper WA10.1, 1999 IEEE Int'l. Solid-State Circuits Conference.
Rebuain et al., “Device and Method for Phase Detection for Use with Digital Phase Locked Loop or Other Phase Sensitive Device,” JP7038428, Aug. 29, 2003.
Yamasaki, “Digital Signal Processing Type Adaptive Phase-Locked Circuits Controlling Loop-Orders,”, GLOBECOM Tokyo '37, IEEE/IECE Global Telecommunications Conference 1987, Conf. Record. No. 87 CH2520-5, pp. 1325-1329, vol. 2 published NY NY.
Fan Chieh M
Garcia Santiago
Hale Jeffrey D.
Levy Robert B.
Shedd Robert D.
LandOfFree
System and method for improved carrier recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for improved carrier recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for improved carrier recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2791166