System and method for implementing row redundancy with...

Static information storage and retrieval – Read/write circuit – Bad bit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S230030, C365S230060, C365S230010

Reexamination Certificate

active

07609569

ABSTRACT:
A system for implementing row redundancy in integrated circuit memory devices includes one or more main subarrays having word line, bit line and memory cell devices, each of the one or more main subarrays including a set of support circuitry associated therewith. A discrete, redundant subarray is associated with the main subarrays, and also includes a set of support circuitry associated therewith. A common global bit line is shared by the main subarrays and the redundant subarray, and redundancy steering control circuitry is associated with the main subarrays and the redundant subarray. The redundancy steering control circuitry is configured such that word line activation of the main subarrays and the redundant subarray is performed in parallel with address compare operations performed by the redundancy steering control circuitry.

REFERENCES:
patent: 5526307 (1996-06-01), Yiu et al.
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5808944 (1998-09-01), Yoshitake et al.
patent: 6870782 (2005-03-01), Wu et al.
patent: 7068555 (2006-06-01), Sugimoto et al.
patent: 7093171 (2006-08-01), Hsu et al.
patent: 7102941 (2006-09-01), Yaoi et al.
patent: 7154803 (2006-12-01), Martinelli et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for implementing row redundancy with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for implementing row redundancy with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing row redundancy with... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4089066

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.