Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2004-04-01
2009-11-17
Hafiz, Tariq (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S017000, C717S170000
Reexamination Certificate
active
07620743
ABSTRACT:
A reusable software block is adapted to control multiple instantiations of a peripheral device within a system. A device hardware abstraction layer defines offset values for registers of the peripheral device and a data structure for the peripheral device. A platform hardware abstraction layer defines an address map of the system, and is adapted to initialize each instantiation of the peripheral device via calls to the device hardware abstraction layer.
REFERENCES:
patent: 4775931 (1988-10-01), Dickie et al.
patent: 6021498 (2000-02-01), Wisor et al.
patent: 6044225 (2000-03-01), Spencer et al.
patent: 6334207 (2001-12-01), Joly et al.
patent: 6366874 (2002-04-01), Lee et al.
patent: 6466972 (2002-10-01), Paul et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6574778 (2003-06-01), Chang et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 2002/0100029 (2002-07-01), Bowen
Sutherland, S.; “The IEEE Verilog 1364-2001 Standard What's New, and Why You Need It,” 9th Annual International HDL Conference and Exhibition, Mar. 2000. pp. 1-8.
Cummings, C.; “Verilog-2001 Behavioral and Synthesis Enhancements,” Revised Apr. 2002, pp. 1-23.
Cummings, C.; New Verilog-2001 Techniques for Creating Parameterized Models (or Down with 'define and Death of a defparam!) HDLCON 2002, pp. 1-10.
Wu, Y.; and MacDonald, P.; “Testing ASICs with Multiple Identical Cores,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, No. 3, Mar. 2003, pp. 327-336.
Miodrag Potkonjak et al. “Behavioral Synthesis of Area-Efficient Testable Designs Using Interaction Between Hardware Sharing and Partial Scan,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 9, Sep. 1995, pp. 1141-1154.
Chih-Chang Lin et al. “Test-Point Insertion: Scan Paths Through Functional Logic,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 9, Sep. 1998, pp. 838-851.
Claus Schneider et al. “Modular Metrology Tools for Productivity Enhancement in Wafer Fabs,” IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 1997. Oct. 6-8, 1997. pp. B21-24.
Tianhao Zhang et al. “Design of Reconfigurable Composite Microsystems Based on Hardware/Software Codesign Principles,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 8, Aug. 2002, pp. 987- 995.
Ryota Kasai et al. “An Integrated Modular and Standard Cell VLSI Design Approach,” IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, Feb. 1985 pp. 407-412.
Jeff Vanderlip. “LSI Logic Physical RTL Optimization (LSI PRO),” LSI Logic Corporation, Oct. 31, 2002. pp. 1-7.
Emerson Steven M.
Gehman Judy M.
Kirkwood Matthew D.
Cochran William W.
Cochran Freund & Young LLC
Hafiz Tariq
LSI Corporation
Vidwan Jasjit S
LandOfFree
System and method for implementing multiple instantiated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for implementing multiple instantiated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing multiple instantiated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4063642