Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-05-27
2008-05-27
Peugh, Brian (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S207000, C711S221000
Reexamination Certificate
active
11449950
ABSTRACT:
A system and method for identifying a TLB entry having a physical address that is within a specified range are disclosed. The method includes obtaining a tentative TLB entry from a page table entry and accessing a physical address associated with the tentative TLB entry. The method further includes comparing the physical address of the tentative TLB entry with a predetermined range of addresses. If the physical address is within the finite range of addresses, an exception is invoked. In response to the exception, the physical address and/or an attribute of the tentative TLB entry can be modified. The tentative TLB entry can then be stored in a TLB.
REFERENCES:
patent: 5787494 (1998-07-01), DeLano et al.
patent: 5956753 (1999-09-01), Glew et al.
patent: 6226732 (2001-05-01), Pei et al.
patent: 6341324 (2002-01-01), Caulk et al.
patent: 6658549 (2003-12-01), Wilson et al.
patent: 6912644 (2005-06-01), O'Connor et al.
patent: 7149872 (2006-12-01), Rozas et al.
Anvin H. Peter
Dunn David
Klaiber Alexander
Rozas Guillermo
Peugh Brian
TRANSMETA Corporation
LandOfFree
System and method for identifying TLB entries associated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for identifying TLB entries associated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for identifying TLB entries associated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3932955