System and method for identifying TLB entries associated...

Details System and method for identifying TLB entries associated... System and method for identifying TLB entries associated...

2011-03-22

2011-03-22

Peugh, Brian R (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

Reexamination Certificate

active

07913058

ABSTRACT:
A system and method for identifying a TLB entry having a physical address that is within a specified range are disclosed. The method includes obtaining a tentative TLB entry from a page table entry and accessing a physical address associated with the tentative TLB entry. The method further includes comparing the physical address of the tentative TLB entry with a predetermined range of addresses. If the physical address is within the finite range of addresses, an exception is invoked. In response to the exception, the physical address and/or an attribute of the tentative TLB entry can be modified. The tentative TLB entry can then be stored in a TLB.

REFERENCES:
patent: 5787494 (1998-07-01), DeLano et al.
patent: 5860146 (1999-01-01), Vishin et al.
patent: 5956753 (1999-09-01), Glew et al.
patent: 6212613 (2001-04-01), Belair
patent: 6226732 (2001-05-01), Pei et al.
patent: 6341324 (2002-01-01), Caulk, Jr. et al.
patent: 6658549 (2003-12-01), Wilson et al.
patent: 6681395 (2004-01-01), Nishi
patent: 6912644 (2005-06-01), O'Connor et al.

Affiliated with

Also associated with

Rating

System and method for identifying TLB entries associated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for identifying TLB entries associated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for identifying TLB entries associated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2707147