Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Patent
1998-03-10
2000-06-20
Peikari, Behzad James
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
711218, 711220, G06F 1200
Patent
active
060790075
ABSTRACT:
The invention provides a read-only memory and a latching circuit wherein data held in a first memory location is used to address the next memory location, in addition to providing a synchronous portion of the code. Accordingly, the data at the next memory address is used as a succeeding address and a subsequent portion of the code. The data is organized to repeat when the data stored in the address location is equal to the starting address.
REFERENCES:
patent: 4550431 (1985-10-01), Werth et al.
patent: 4723246 (1988-02-01), Weldon, Jr.
patent: 4791594 (1988-12-01), Harney et al.
patent: 5400359 (1995-03-01), Hikoso et al.
patent: 5436935 (1995-07-01), Bernhard et al.
patent: 5438596 (1995-08-01), Sugita
patent: 5491718 (1996-02-01), Gould et al.
patent: 5504787 (1996-04-01), Zscheile, Jr. et al.
patent: 5519736 (1996-05-01), Ishida
patent: 5532695 (1996-07-01), Park et al.
patent: 5648982 (1997-07-01), Durrant et al.
patent: 5682605 (1997-10-01), Salter
Abbat Pierre Henri Michel
Emery David L.
Pan Atlantic Corporation
Peikari Behzad James
Peugh Brian R.
LandOfFree
System and method for generating pseudo-random codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating pseudo-random codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating pseudo-random codes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1864010