System and method for generating cyclic redundancy check

Details System and method for generating cyclic redundancy check System and method for generating cyclic redundancy check

2007-05-08

2007-05-08

Decady, Albert (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S758000, C714S807000

Reexamination Certificate

active

10039585

ABSTRACT:
A method for generating a Cyclic Redundancy Check (CRC) in a system including steps of creating a circuit comprising a plurality of registers wherein each of the plurality of registers is associated with a corresponding logic gate, and programming a subset of the plurality of registers to have a value of zero and programming a corresponding subset of the logic gates to have a value of zero. The step of programming is based on a pre-selected polynomial key word.

REFERENCES:
patent: 5132975 (1992-07-01), Avaneas
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5724368 (1998-03-01), Zook
patent: 6192498 (2001-02-01), Arato
patent: 6295626 (2001-09-01), Nair et al.
patent: 6519738 (2003-02-01), Derby
patent: 6560746 (2003-05-01), Morsberger
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6754870 (2004-06-01), Yoshida et al.

Affiliated with

Also associated with

Rating

System and method for generating cyclic redundancy check does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for generating cyclic redundancy check, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating cyclic redundancy check will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3825361