Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2007-04-12
2010-11-09
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S400000
Reexamination Certificate
active
07831855
ABSTRACT:
Systems and methods are provided to generate a reset signal, such as to facilitate synchronization. In one embodiment, a system to generate a reset signal includes an offset generator that provides an offset clock signal having a frequency offset relative to a frequency of an input clock signal. A reset generator generates the reset signal in response to detecting a periodic phase shift between the offset clock signal and the input clock signal.
REFERENCES:
patent: 2471408 (1949-05-01), Busignies
patent: 3219971 (1965-11-01), Cole
patent: 4415927 (1983-11-01), Penney
patent: 4537515 (1985-08-01), Dinger et al.
patent: 4647915 (1987-03-01), Shank et al.
patent: 5023571 (1991-06-01), Fullmer et al.
patent: 5162723 (1992-11-01), Marzalek et al.
patent: 5541556 (1996-07-01), Francis
patent: 5768321 (1998-06-01), Watanabe et al.
patent: 5789954 (1998-08-01), Toeppen et al.
patent: 5838749 (1998-11-01), Casper et al.
patent: 5914592 (1999-06-01), Saito
patent: 5940449 (1999-08-01), Kaaden et al.
patent: 6518744 (2003-02-01), Tallman et al.
patent: 7061287 (2006-06-01), Jeon
patent: 7072804 (2006-07-01), Weller
patent: 7656987 (2010-02-01), Sareen
patent: 2004/0223577 (2004-11-01), Watanabe et al.
European Search Report No. 08008033.6-2206, Mailed Aug. 13, 2008, Harris Corporation.
James A. Mears, “Use Video Standards for Eye-Opening Data Transmission: Mega-bits @ Many Meters”, DesignCon 2000—Wireless and Broadband System Design Conference, (date unknown) 12 pages.
Article, “CLC016 Data Retiming PLL with Automatic Rate Selection”, www.national.com, National Semiconductor Corporation, Jul. 2002, pp. 1-19.
Dave Guerrero, “Quality Assurance of High Definition Video Signals”, Media Networks, the Reality! SMPTE Technical Conference and Exhibit, Oct. 20-23, 2004, 10 pages.
Dave Guerrero, “Application Note 60—High Definition SDI: Return Loss, Eye Pattern, and Jitter Measurements”, Videotek A Zero Defects Company—Leitch, (date unknown) pp. 1-6.
Cochrane Carl R.
Deschamp Joseph
Cao Chun
Harris Corporation
Tarolli, Sundheim Covell & Tummino LLP
LandOfFree
System and method for generating a reset signal for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating a reset signal for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating a reset signal for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155891