Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-03-21
2008-08-26
Abraham, Esaw (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S758000, C714S807000
Reexamination Certificate
active
07418648
ABSTRACT:
A Cyclic Redundancy Check (CRC) system comprises N+1 shift registers. N+1 logic gates having first inputs communicate with outputs of corresponding ones of said N+1 shift registers. N+1 programmable registers store a corresponding CRC coefficient of a 3rdto Nth order CRC polynomial key word, wherein N is an integer greater than two. N+1 multiplexers communicate with outputs of corresponding ones of said N+1 logic gates. At least N of said N+1 multiplexers communicate with corresponding ones of at least N of said N+1 programmable registers.
REFERENCES:
patent: 5132975 (1992-07-01), Avaneas
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5724368 (1998-03-01), Zook
patent: 6192498 (2001-02-01), Arato
patent: 6295626 (2001-09-01), Nair et al.
patent: 6344807 (2002-02-01), Hassner et al.
patent: 6412093 (2002-06-01), Argentati et al.
patent: 6519738 (2003-02-01), Derby
patent: 6560746 (2003-05-01), Morsberger
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6754870 (2004-06-01), Yoshida et al.
patent: 7216285 (2007-05-01), Chen
Abraham Esaw
Marvell International Ltd.
LandOfFree
System and method for generating a cyclic redundancy check does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating a cyclic redundancy check, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating a cyclic redundancy check will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4001228