System and method for fencing any one of the plurality of...

Electrical computers and digital processing systems: support – Computer power control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S320000, C713S340000

Reexamination Certificate

active

10906017

ABSTRACT:
An integrated circuit (IC) chip (100) containing a plurality of voltage islands (124I-M) containing corresponding functional blocks (104I-M) that can be selectively fenced, i.e., powered down, while saving the states of the corresponding inputs, and unfenced in order to manage power consumption of the chip. Each fencable functional block includes a power switch (140I-M) and state-saving circuitry (148I-M) for saving the state of the inputs to that functional block. A power modulation unit (PMU) (132) generates fencing signals (144I-M) that control the power switches and state-saving circuitries so as to selectively fence the corresponding functional blocks. The PMU generates the fencing signals as a function of one or more operating arguments.

REFERENCES:
patent: 5483656 (1996-01-01), Oprescu et al.
patent: 6167524 (2000-12-01), Goodnow et al.
patent: 6348744 (2002-02-01), Levesque
patent: 6493859 (2002-12-01), Gould et al.
patent: 6548991 (2003-04-01), Maksimovic et al.
patent: 6667648 (2003-12-01), Stout et al.
patent: 6681354 (2004-01-01), Gupta
patent: 6720673 (2004-04-01), Blanco et al.
patent: 7085945 (2006-08-01), Silvester
patent: 2002/0109413 (2002-08-01), Malinovitch
patent: 2003/0135830 (2003-07-01), Buffet et al.
patent: 2003/0163743 (2003-08-01), Endo
patent: 2003/0168915 (2003-09-01), Zhang et al.
Intelligent Energy Management/sup TM/ for Portable Embedded Systems, Flautner, K. and Patel, D.I., SOC Conference, 2003. Proceedings. IEEE International (Systems-on-Chip), Sep. 2003, p. 415.
A survey of techniques for energy efficient on-chip communication, Raqhunathan, V., Srivastava, M.B., and Gupta, R.K., Design Automation Conference, 2003, Proceedings, pp. 900-905.
Low Power System on Chip Implementation Scheme of Digital Filtering Cores, Zwyssig, E.P., Erdogan, A.T., and Arselan, T., Lower Power IC Design Seminar, Jan. 19, 2001, London, UK, pp. 1-8.
Powering Next-Generation Mobile Devices, flyer from ARM, 4 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for fencing any one of the plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for fencing any one of the plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for fencing any one of the plurality of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3799352

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.