Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2006-04-18
2006-04-18
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C712S015000
Reexamination Certificate
active
07032103
ABSTRACT:
A system and method for executing previously created run time executables in a configurable processing element array is disclosed. In one embodiment, this system and method begins by identifying at least one subset of program code. The method may then generate at least one set of configuration memory contexts that replaces each of the at least one subsets of program code, the at least one set of configuration memory contexts emulating the at least one subset of program code. The method may then manipulate the at least one set of multiple context processing elements using the at least one set of configuration memory contexts. The method may then execute the plurality of threads of program code using the at least one set of multiple context processing elements.
REFERENCES:
patent: 4967340 (1990-10-01), Dawes
patent: 5388215 (1995-02-01), Baker et al.
patent: 5497498 (1996-03-01), Taylor
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5778226 (1998-07-01), Adams et al.
patent: 5787246 (1998-07-01), Lichtman et al.
patent: 5915123 (1999-06-01), Mirsky et al.
patent: 5949994 (1999-09-01), Dupree et al.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 6075939 (2000-06-01), Bunnell et al.
patent: 6108760 (2000-08-01), Mirsky et al.
patent: 6122719 (2000-09-01), Mirsky et al.
patent: 6326806 (2001-12-01), Fallside et al.
patent: 6351846 (2002-02-01), Collin et al.
Brebner, Gordon, “A Virtual Hardware Operating System for the Xilinx XC6200”, Field-Programmable Logic and Applications, 6th International Workshop, Sep. 23-25, 1996, pp. 327-336, XP008037568.
Jean, Jack S.N., et al., “Dynamic Reconfiguration to Support Concurrent Applications”, IEEE Transactions on Computers, vol. 48, No. 6, Jun. 1999, pp. 591-602, XP-000832606.
Lee, Ming-Hau, et al., “Design and Implementation of the MorphoSys Reconfigurable Computing Processor”, Journal of VLSI Signal Processing Systems, Mar. 2000, pp. 147-162, Kluwer Academic Publishers, The Netherlands, XP-000908462.
European Search Report for European Patent Application No. EP 01 25 0247 dated Dec. 7, 2004, 2pp.
“Smart Compilers Puncture Code Bloat,” Brown, Electronic Engineering Times, Oct. 9, 1995 (pp. 38 & 42).
“A High-Performance Miicroarchitecture with Hardware-Programmable Functional Units,” Razdan et al., Micro-27 Proceedings of the 27th Annual International Symposium on Microarchitecture, Nov. 30-Dec. 2, 1994 (pp. 172-180).
“Programmable Active Memories: Reconfigurable Systems Come of Age,” IEEE Transactions on VLSI Systems, 1995 (pp. 1-15).
“Pilkington Preps Reconfigurable Video DSP,” Clark, EE Times, week of Jul. 31, 1995.
“Coarse-Grain Reconfigurable Computing,” Mirsky, Ethan A., Thesis submitted at the Massachusetts Institute of Technology, Jun. 1996.
“SOP: Adaptive Massively Parallel System,” by Tsukasa Yamauchi et al., NEC Research & Development, vol. 37, No. 3, Jul. 1996 (pp. 382-393).
Eslick Ian S.
French Robert S.
Williams Mark
Broadcom Corporation
Christie Parker & Hale LLP
Coleman Eric
LandOfFree
System and method for executing hybridized code on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for executing hybridized code on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for executing hybridized code on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580961