Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2004-10-25
2009-12-01
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S011000
Reexamination Certificate
active
07627781
ABSTRACT:
A system comprises a plurality of processors, and data storage storing information that assigns a role of boot processor to one of the plurality of processors and assigns a role of spare processor to another of the plurality of processors. The system further comprises logic operable, responsive to detecting loss of lockstep for the boot processor, for transferring, during system runtime, the role of boot processor to the spare processor.
REFERENCES:
patent: 4358823 (1982-11-01), McDonald et al.
patent: 5226152 (1993-07-01), Klug et al.
patent: 5249188 (1993-09-01), McDonald
patent: 5537655 (1996-07-01), Truong
patent: 5675794 (1997-10-01), Meredith
patent: 5751932 (1998-05-01), Horst et al.
patent: 5758058 (1998-05-01), Milburn
patent: 5764660 (1998-06-01), Mohat
patent: 5896523 (1999-04-01), Bissett et al.
patent: 5915082 (1999-06-01), Marshall et al.
patent: 5991900 (1999-11-01), Garnett
patent: 6065135 (2000-05-01), Marshall et al.
patent: 6141770 (2000-10-01), Fuchs
patent: 6148348 (2000-11-01), Garnett et al.
patent: 6220581 (2001-04-01), Mueller
patent: 6263452 (2001-07-01), Jewett
patent: 6330356 (2001-12-01), Sundareswaran
patent: 6438687 (2002-08-01), Klein
patent: 6473869 (2002-10-01), Bissett et al.
patent: 6560682 (2003-05-01), Miller et al.
patent: 6604177 (2003-08-01), Kondo et al.
patent: 6625749 (2003-09-01), Quach
patent: 6643387 (2003-11-01), Sethuraman
patent: 6675324 (2004-01-01), Marisetty et al.
patent: 6687851 (2004-02-01), Somers et al.
patent: 6735253 (2004-05-01), Chang
patent: 6754787 (2004-06-01), Miller et al.
patent: 6920581 (2005-07-01), Bigbee et al.
patent: 6948092 (2005-09-01), Kondo et al.
patent: 6983018 (2006-01-01), Chih-Lung
patent: 7003691 (2006-02-01), Safford et al.
patent: 7020800 (2006-03-01), Fu et al.
patent: 7042943 (2006-05-01), Haskell
patent: 7085959 (2006-08-01), Safford
patent: 7134047 (2006-11-01), Quach
patent: 7155721 (2006-12-01), Safford et al.
patent: 7191292 (2007-03-01), Chaudhry et al.
patent: 7225355 (2007-05-01), Yamazaki et al.
patent: 7237144 (2007-06-01), Safford et al.
patent: 7251746 (2007-07-01), Fox et al.
patent: 2002/0144177 (2002-10-01), Kondo et al.
patent: 2002/0152420 (2002-10-01), Chaudhry et al.
patent: 2003/0051190 (2003-03-01), Marisetty et al.
patent: 2003/0070050 (2003-04-01), Miller et al.
patent: 2003/0126498 (2003-07-01), Bigbee
patent: 2003/0135711 (2003-07-01), Shoemaker
patent: 2003/0140281 (2003-07-01), Fu et al.
patent: 2004/0006722 (2004-01-01), Safford
patent: 2004/0019771 (2004-01-01), Quach
patent: 2004/0078650 (2004-04-01), Safford et al.
patent: 2004/0078651 (2004-04-01), Safford et al.
patent: 2004/0153857 (2004-08-01), Yamazaki et al.
patent: 2005/0172164 (2005-08-01), Fox et al.
patent: 2005/0240806 (2005-10-01), Bruckert et al.
patent: 2005/0240811 (2005-10-01), Safford et al.
patent: 2005/0240829 (2005-10-01), Safford et al.
patent: 2006/0085677 (2006-04-01), Safford et al.
patent: 2006/0136672 (2006-06-01), Chaudhry et al.
patent: 2006/0248384 (2006-11-01), Safford
patent: 2006/0248684 (2006-11-01), Vosbikian et al.
patent: WO 01 45421 (2001-06-01), None
“System and Method for Maintaining in a Multi-Processor System a Spare Processor That Is in Lockstep for Use in Recovering From Loss of Lockstep for Another Processor”.
“System and Method for Reintroducing a Processor Module to an Operating System After Lockstep Recovery”.
“System and Method for Using Information Relating to a detected Loss of Lockstep for Determining a Responsive Action”.
“System and Method for Providing Firmware Recoverable Lockstep Protection”.
“System and Method for Configuring Lockstep Mode of a Prcessor Module”.
“System and Method for Reestablishing Lockstep for a Processor Module for Which Loss of Lockstep Is Detected”.
“System and Method for System Firmware Causing an Operating System to Idle a Processor”.
“System and Method for Switching the Role of Boot Processor to a Spare Processor Responsive to Detection of Loss of Lockstep in a Boot Processor”.
Notice of Allowance dated Feb. 12, 2009 for U.S. Appl. No. 10/972,588 in the United States.
Notice of Allowance dated Sep. 23, 2008 for U.S. Appl. No. 10/972,588 in the United States.
Office Action dated Mar. 10, 2008 for U.S. Appl. No. 10/972,588 in the United States.
Office Action dated Sep. 12, 2007 for U.S. Appl. No. 10/972,588 in the United States.
Notice of Allowance for U.S. Appl. No. 10/972,835, dated Nov. 20, 2008 in the United States.
Notice of Allowance for U.S. Appl. No. 10/972,835, dated Aug. 1, 2008 in the United States.
Office Action for U.S. Appl. No. 10/972,835, dated Mar. 3, 2008 in the United States.
Office Action for U.S. Appl. No. 10/972,835, dated Jul. 12, 2007 in the United States.
Office Action for U.S. Appl. No. 10/973,003, dated Mar. 5, 2008 in the United States.
Office Action for U.S. Appl. No. 10/973,003, dated Sep. 12, 2007 in the United States.
Notice of Allowance for U.S. Appl. No. 10/973,076, dated Nov. 28, 2008 in the United States.
Notice of Allowance for U.S. Appl. No. 10/973,076, dated Jul. 16, 2008 in the United States.
Notice of Allowance for U.S. Appl. No. 10/973,076, dated Jun. 3, 2008 in the United States.
Final Office Action for U.S. Appl. No. 10/973,076, dated Feb. 27, 2008 in the United States.
Office Action for U.S. Appl. No. 10/973,076, dated Sep. 12, 2007 in the United States.
Notice of Allowance for U.S. Appl. No. 10/972,888, dated Nov. 14, 2007 in the United States.
Office Action for U.S. Appl. No. 10/972,888, dated Jul. 18, 2007 in the United States.
Notice of Allowance for U.S. Appl. No. 10/973,004, dated Aug. 1, 2007 in the United States.
Office Action for U.S. Appl. No. 10/973,004, dated Apr. 10, 2007 in the United States.
Final Office Action for U.S. Appl. No. 10/973,075, dated May 12, 2009 in the United States.
Office Action for U.S. Appl. No. 10/973,075, dated Oct. 29, 2008 in the United State.
Office Action for U.S. Appl. No. 10/973,075, dated Mar. 12, 2008 in the United States.
Office Action for U.S. Appl. No. 10/973,075, dated Jul. 2, 2007 in the United States.
Notice of Allowance for U.S. Appl. No. 10/972,796, dated Dec. 19, 2007 in the United States.
Office Action for U.S. Appl. No. 10/972,796, dated Jul. 12, 2007 in the United States.
Shoichi Araki, Real-Time Tracking of Multiple Moving Object Contours in a Moving Camera Image Sequence, vol. E83-D IEICE Trans. Inf. & Syst, Jul. 7, 2000, 9 pages.
Dong Kyu Kim, Active Object Tracking Using Image Mosaic Background, 4 pages.
Jiang-Bin Zheng, Proceedings of the First International Conference on Machine Learning and Cybernetics, Beijing, Nov. 4-5, 2002, 4 pages.
Jong Ryul Kim, Automatic Localization and Trackign of Moving Objects Using Adaptive Snake Algorithm, ICICS-PCM 2003, Dec. 15-18, 2003, 5 pages, Singapore.
Jianhoa Meng, Cveps-A Compressed Video Editing and Parsing System, Nov. 18, 1996, pp. 1-11.
Final Office Action for U.S. Appl. No. 10/972,835, dated Nov. 21, 2007 in the United States.
Office Action for U.S. Appl. No. 10/973,075, dated Dec. 13, 2007 in the United States.
Notice of Allowance, dated Jul. 14, 2009, U.S. Appl. No. 10/972,588, 12 pages.
Michaelis Scott L.
Rajkumari Anurupa
Hewlett--Packard Development Company, L.P.
Le Dieu-Minh
LandOfFree
System and method for establishing a spare processor for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for establishing a spare processor for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for establishing a spare processor for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135182