Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-11-08
2005-11-08
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S356000, C257S357000, C257S360000, C257S546000
Reexamination Certificate
active
06963110
ABSTRACT:
An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator. The VCOs in the PLLs are centered using a control circuit to center the tuning capacitance range. A differential crystal oscillator is advantageously used as a frequency reference. Differential signal transmission is advantageously used throughout the receiver. ESD protection is provided by a pad ring and ESD clamping structure that maintains signal integrity. Also provided are shunts at each pin to discharge ESD build up. The shunts utilize a gate boosting structure to provide sufficient small signal RF performance, and minimal parasitic loading.
REFERENCES:
patent: 4151425 (1979-04-01), Cappa
patent: 4763184 (1988-08-01), Krieger et al.
patent: 4789976 (1988-12-01), Fujishima
patent: 4818903 (1989-04-01), Kawano
patent: 4903329 (1990-02-01), Marik et al.
patent: 5031233 (1991-07-01), Ragan
patent: 5180965 (1993-01-01), Nose
patent: 5329143 (1994-07-01), Chan et al.
patent: 5428829 (1995-06-01), Osburn et al.
patent: 5446302 (1995-08-01), Beigel et al.
patent: 5739587 (1998-04-01), Sato
patent: 5825600 (1998-10-01), Watt
patent: 5828589 (1998-10-01), Degenhardt
patent: 3723778 (1988-01-01), None
patent: 19506324 (1995-10-01), None
patent: 0393717 (1990-10-01), None
patent: 0 431 887 (1991-06-01), None
patent: 0 505 158 (1992-09-01), None
patent: 0535536 (1993-04-01), None
patent: 0 663 727 (1995-07-01), None
patent: 97/09786 (1997-03-01), None
Poole et al., “A CMOS Subscriber Line Audio Processing Circuit Including Adaptive Balance,”IEEE Proceedings of the International Symposium on Circuits and Systems, US, New York, vol. Conf. 21, 1988, pp. 1931-1934.
Dr. Ming-Dou Ker, Design of ESD/Latchup Protection In Submicron CMOS IC's, VLSI Design Division, Computer & Communication Research Institute (CCL), Industrial Technology Reseach Institute (ITRI), dated Jul. 1997, 3 pages.
N. Weste et al., Principles of CMOS VLSI Design, Addison-Wesley Publishing Co., 1985, pp. 86-87.
Copy of International Preliminary Examining Report for International Application No. PCT/US00/00999, mailed Mar. 30, 2001.
Copy of Invitation To Pay Additional Fees and attached Partial Search Report, dated May 24, 2000, relating to International Appl. No. PCT/US99/26700.
Copy of International Search Report, dated Jul. 18, 2000, for International Appl. No. PCT/US00/00999.
Kindsfater Kenneth R.
Lu Fang
Woo Agnes N.
Broadcom Corporation
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
System and method for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for ESD protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3521614