System and method for error correction in cache units

Details System and method for error correction in cache units System and method for error correction in cache units

2006-02-28

2011-11-22

Beausoliel, Jr., Robert W. (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

08065555

ABSTRACT:
A method and a processor may include storing a first set of data in a data array in a cache unit substantially concurrently to reading a second set of data from the data array, and using the second set of data to generate error correction data corresponding to the first set of data. A method or processor may include reading an entry from a cache in a processor and executing two or more error detection mechanisms on the entry substantially concurrently.

REFERENCES:
patent: 5701313 (1997-12-01), Purdham
patent: 5860112 (1999-01-01), Langendorf et al.
patent: 6038693 (2000-03-01), Zhang
patent: 6668015 (2003-12-01), Kranawetter et al.
patent: 6859904 (2005-02-01), Kocol et al.
patent: 7676728 (2010-03-01), Resnick et al.
patent: 7865769 (2011-01-01), Luick
patent: 2002/0157056 (2002-10-01), Chaudhry et al.
patent: 2002/0199151 (2002-12-01), Zuraski, Jr.
patent: 2007/0101238 (2007-05-01), Resnick et al.

Affiliated with

Also associated with

Rating

System and method for error correction in cache units does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for error correction in cache units, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for error correction in cache units will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4264553