Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-06-28
2011-10-18
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S006240, C714S025000, C714S042000, C714S048000
Reexamination Certificate
active
08041990
ABSTRACT:
A system and method for error correction and detection in a memory system. The system includes a memory controller, a plurality of memory modules and a mechanism. The memory modules are in communication with the memory controller and with a plurality of memory devices. The mechanism detects that one of the memory modules has failed possibly coincident with a memory device failure on an other of the memory modules. The mechanism allows the memory system to continue to run unimpaired in the presence of the memory module failure and the memory device failure.
REFERENCES:
patent: 5124948 (1992-06-01), Takizawa et al.
patent: 5163023 (1992-11-01), Ferris et al.
patent: 5272671 (1993-12-01), Kudo
patent: 5463643 (1995-10-01), Gaskins
patent: 5488691 (1996-01-01), Fuoco
patent: 5499253 (1996-03-01), Lary
patent: 5513135 (1996-04-01), Dell et al.
patent: 5537665 (1996-07-01), Patel et al.
patent: 5680564 (1997-10-01), Divivier
patent: 6012839 (2000-01-01), Nguyen
patent: 6332206 (2001-12-01), Nakatsuji et al.
patent: 6381685 (2002-04-01), Dell et al.
patent: 6418068 (2002-07-01), Raynham
patent: 6442726 (2002-08-01), Knefel
patent: 6715116 (2004-03-01), Lester et al.
patent: 6763444 (2004-07-01), Thomann
patent: 6820072 (2004-11-01), Skaanning et al.
patent: 6845472 (2005-01-01), Walker et al.
patent: 6845474 (2005-01-01), Walker et al.
patent: 6854070 (2005-02-01), Johnson et al.
patent: 6973612 (2005-12-01), Rodi
patent: 6988219 (2006-01-01), Hitz et al.
patent: 7055054 (2006-05-01), Olarig
patent: 7099994 (2006-08-01), Thayer et al.
patent: 7149945 (2006-12-01), Brueggen
patent: 7191257 (2007-03-01), Ali Khan et al.
patent: 7200780 (2007-04-01), Kushida
patent: 7320086 (2008-01-01), Majni et al.
patent: 7409581 (2008-08-01), Santeler et al.
patent: 7484138 (2009-01-01), Hsieh et al.
patent: 7752490 (2010-07-01), Abe
patent: 2003/0002358 (2003-01-01), Lee et al.
patent: 2003/0023930 (2003-01-01), Fujiwara et al.
patent: 2003/0208704 (2003-11-01), Bartels et al.
patent: 2004/0034818 (2004-02-01), Gross et al.
patent: 2004/0123223 (2004-06-01), Halford
patent: 2004/0168101 (2004-08-01), Kubo
patent: 2005/0108594 (2005-05-01), Menon et al.
patent: 2005/0204264 (2005-09-01), Yusa
patent: 2006/0156190 (2006-07-01), Finkelstein et al.
patent: 2006/0244827 (2006-11-01), Moya et al.
patent: 2006/0248406 (2006-11-01), Qing et al.
patent: 2006/0282745 (2006-12-01), Joseph et al.
patent: 2007/0047344 (2007-03-01), Thayer et al.
patent: 2007/0050688 (2007-03-01), Thayer
patent: 2007/0101094 (2007-05-01), Thayer et al.
patent: 2007/0192667 (2007-08-01), Nieto et al.
patent: 2007/0260623 (2007-11-01), Jaquette et al.
patent: 2008/0010435 (2008-01-01), Smith et al.
patent: 2008/0163385 (2008-07-01), Mahmoud
patent: 2008/0168329 (2008-07-01), Han
patent: 2008/0222449 (2008-09-01), Ramgarajan et al.
patent: 2008/0250270 (2008-10-01), Bennett
patent: 2008/0266999 (2008-10-01), Thayer
patent: 2009/0006886 (2009-01-01), O'Connor et al.
patent: 2009/1000690 (2009-01-01), Lastras-Montano
patent: 11144491 (1999-05-01), None
patent: 2006029243 (2006-03-01), None
Chen, Peter M. et al, “RAID: High-Performance, Reliable Secondary Storage”, ACM Computing Surveys, ACM, New York, NY, US, vol. 26, No. 2, Jun. 1, 1994, pp. 145-185.
“The RAIDBook—A Source Book for RAID Technology” by The RAID Advisory Board, Lino Lakes, MN, Jun. 9, 1993—XP002928115.
D. Wortzman; “Two-Tier Error Correcting Code for Memories”; vol. 26, #10, pp. 5314-5318; Mar. 1984.
U.S. Appl. No. 11/769,936, filed Jun. 28, 2007. “System and Method for Providing a High Fault Tolerant Memory System”. Luis A. Lastras-Montano, et al. 59 pgs and figures (7 sheets).
L.A. Lastras-Montano; “A new class of array codes for memory storage”; Version—Jan. 19, 2011.
System Z GF (65536) x8 RAIM Code—Mar. 12, 2010, pp. 1-22.
Alves Luis C.
Clarke William J.
Dell Timothy J.
Dewkett Thomas J.
Gower Kevin C.
Baderman Scott
Butler Sarai
Cantor & Colburn LLP
International Business Machines - Corporation
LandOfFree
System and method for error correction and detection in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for error correction and detection in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for error correction and detection in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4280562