Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2003-05-09
2008-09-09
Lamarre, Guy J. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S776000
Reexamination Certificate
active
07424653
ABSTRACT:
Disclosed are systems and methods for logging errors comprising at least one register for storing header packet information, a controller operable to determine if a received packet of one or more packets forming an information communication comprises a header packet and to store the header packet in said at least one register, and error logging circuitry coupled to the register operable to create an error log entry using header information retrieved from the register when an error is detected with respect to any of the one or more packets of the information communication.
REFERENCES:
patent: 4443849 (1984-04-01), Ohwada
patent: 5226150 (1993-07-01), Callander et al.
patent: 5291600 (1994-03-01), Lutz et al.
patent: 5390356 (1995-02-01), Houlberg
patent: 5432815 (1995-07-01), Kang et al.
patent: 5649096 (1997-07-01), Desubijana et al.
patent: 5659720 (1997-08-01), Fiacco et al.
patent: 5680599 (1997-10-01), Jaggar
patent: 5701433 (1997-12-01), Moriarty et al.
patent: 5799305 (1998-08-01), Bortvedt et al.
patent: 5841969 (1998-11-01), Fye
patent: 5845097 (1998-12-01), Kang et al.
patent: 5862316 (1999-01-01), Hagersten et al.
patent: 5872966 (1999-02-01), Burg
patent: 5933614 (1999-08-01), Tavallaei et al.
patent: 5982296 (1999-11-01), Wakasa et al.
patent: 5987555 (1999-11-01), Alzien et al.
patent: 6012148 (2000-01-01), Laberge et al.
patent: 6145044 (2000-11-01), Ogura
patent: 6195722 (2001-02-01), Ram et al.
patent: 6230282 (2001-05-01), Zhang
patent: 6307860 (2001-10-01), Joffe et al.
patent: 6338151 (2002-01-01), Yudenfriend et al.
patent: 6473826 (2002-10-01), Allingham
patent: 6526433 (2003-02-01), Chang et al.
patent: 6671704 (2003-12-01), Gondi et al.
patent: 6708269 (2004-03-01), Tiruvallur et al.
patent: 6892331 (2005-05-01), Da Palma et al.
patent: 6961865 (2005-11-01), Ganesh et al.
patent: 7002823 (2006-02-01), Ichiriu
patent: 2001/0044861 (2001-11-01), Niwa et al.
patent: 2002/0004851 (2002-01-01), Matena et al.
patent: 2003/0084364 (2003-05-01), Jakubiec
patent: 2004/0236982 (2004-11-01), Greer
patent: 0 772 136 (1997-05-01), None
patent: 9-251412 (1997-09-01), None
Affidavit of Richard W. Adkisson, Feb. 17, 2005, 4 pages.
Chris Greer, Patent Application, entitled “System and Method for In-Order Queue Draining,” filed May 9, 2003.
Richard W. Adkisson, et al., Patent Application, entitled “System and Method for Determining Transaction Time-Out,” filed May 9, 2003.
Richard W. Adkisson, et al., Patent Application, entitled “Systems and Methods Controlling Transaction Draining for Error Recovery,” filed May 9, 2003.
Adkisson Richard W.
Chong Huai-Ter V.
Hewlett--Packard Development Company, L.P.
Lamarre Guy J.
LandOfFree
System and method for error capture and logging in computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for error capture and logging in computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for error capture and logging in computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992114