Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-01-04
2011-01-04
Rizk, Sam (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S764000, C714S767000
Reexamination Certificate
active
07865804
ABSTRACT:
A system and method for detecting and correcting errors in a memory in a device includes generating an error value of data stored at first predetermined locations in a first memory. The generated error value is compared to a corresponding error value stored in an error memory, each value in the error memory being calculated from at least two data values stored at predetermined locations in the first memory. The data stored in the first predetermined locations of the first memory is rewritten with data stored in first predetermined locations of a second memory if the generated error value is different than the corresponding error value stored in the error memory, the data stored in the second memory being the same as the data stored in the first memory.
REFERENCES:
patent: 5177744 (1993-01-01), Cesare et al.
patent: 5450423 (1995-09-01), Iwasaki et al.
patent: 5781568 (1998-07-01), Hsieh
patent: 5905854 (1999-05-01), Nielson et al.
patent: 5953351 (1999-09-01), Hicks et al.
patent: 7409581 (2008-08-01), Santeler et al.
patent: 0 474 451 (1992-03-01), None
Andes Esq. William Scott
Armstrong Teasdale LLP
Rizk Sam
Smiths Aerospace LLC
LandOfFree
System and method for enhanced error detection in memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for enhanced error detection in memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for enhanced error detection in memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2720861