Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1996-02-28
1998-06-09
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
395500, G06F 1210
Patent
active
057652066
ABSTRACT:
A processor processes a segmented to linear virtual address conversion instruction to convert segmented virtual addresses in a segmented virtual address space to a linear virtual address in a linear virtual address space. The segmented virtual address space comprises a plurality of segments each identified by a segment identifier, each segment comprising at least one page identified by a page identifier. The linear virtual address space includes a plurality of pages each identified by a page identifier. In processing the segmented to linear virtual address conversion instruction, the processor uses a plurality of segmented to linear virtual address conversion descriptors, each associated with a page in the segmented virtual address space, each segmented to linear virtual address conversion descriptor identifying the page identifier of one of the pages in the linear virtual address space. The segmented to linear virtual address conversion instruction includes a segmented virtual address identifier in the segmented virtual address space. In processing the segmented to linear virtual address conversion instruction, the processor uses the segmented virtual address identifier in the segmented to linear virtual address conversion instruction to select one of the segmented to linear virtual address conversion descriptors. After selecting a segmented to linear virtual address conversion descriptor, the processor uses the page identifier of the linear virtual address space from the selected segmented to linear virtual address conversion descriptor and the segmented virtual address identifier in the segmented to linear virtual address conversion instruction in generating a virtual address in the linear virtual address space.
REFERENCES:
patent: 5144551 (1992-09-01), Cepulis
patent: 5440710 (1995-08-01), Richter et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5539899 (1996-07-01), Huynh et al.
patent: 5574927 (1996-11-01), Scantlin
John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach. Second Ed. Morgan Kaufmann Publishers, Inc. San Francisco, CA., 1996.
Dice David
Hohensee Paul H.
Reese David L.
Vandette Robert G.
Chan Eddie P.
Jordan Richard
Sun Microsystems Inc.
Verbrugge Kevin
LandOfFree
System and method for emulating a segmented virtual address spac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for emulating a segmented virtual address spac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for emulating a segmented virtual address spac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216479