Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-03-22
2009-02-24
Patel, Niketa I (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S054000, C710S310000, C713S001000, C713S100000, C709S228000
Reexamination Certificate
active
07496698
ABSTRACT:
A method, computer program product, and a data processing system for posting and retrieving WQEs to a shared receive queue in a manner that alleviates head-of-line blocking issues is provided. The present invention provides a shared receive queue and a posting routine for allowing non-sequential work request postings in the shared receive queue. Additionally, a fetch routine is provided for non-sequential fetching of work queue elements from the shared receive queue.
REFERENCES:
patent: 5751993 (1998-05-01), Ofek et al.
patent: 6230228 (2001-05-01), Eskandari et al.
patent: 6327625 (2001-12-01), Wang et al.
patent: 6370626 (2002-04-01), Gagne et al.
patent: 6832310 (2004-12-01), Bailey et al.
patent: 7010607 (2006-03-01), Bunton
patent: 7089378 (2006-08-01), Chadalapaka et al.
patent: 2004/0037313 (2004-02-01), Gulati et al.
patent: 2004/0042448 (2004-03-01), Lebizay et al.
Biran Giora
Hufferd John Lewis
Machulsky Zorik
Makhervaks Vadim
Recio Renato John
International Business Machines - Corporation
Patel Niketa I
Roberts-Gerhardt Diana L.
Snyder Steven G
Yee Duke W.
LandOfFree
System and method for efficient implementation of a shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for efficient implementation of a shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for efficient implementation of a shared... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4114215