Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2007-04-03
2007-04-03
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S008000, C710S009000, C710S010000, C710S051000, C710S052000, C710S053000, C710S033000, C714S039000, C714S022000, C714S714000, C702S190000
Reexamination Certificate
active
10743672
ABSTRACT:
A system and method for efficient transfer and buffering of captured data events. The system includes data capture logic configured to capture data events from a nondeterministic data bus; a system memory including a plurality of addressable locations, where a subset of the plurality of addressable locations is configured as a data event buffer; a DMA transfer engine configured to transfer the captured data events from the data capture logic to a region of the data event buffer as portions of the captured data events become available from the data capture logic; and an application configured to access the data event buffer to process the captured data events without the DMA transfer operation being stopped. In response to the region being filled, the DMA transfer engine may perform the DMA transfer operation to a different region of the data event buffer without the DMA transfer operation being stopped.
REFERENCES:
patent: 5276809 (1994-01-01), Chisvin et al.
patent: 5282213 (1994-01-01), Leigh et al.
patent: 5457694 (1995-10-01), Smith
patent: 5649129 (1997-07-01), Kowert
patent: 5734876 (1998-03-01), Kowert
patent: 5737520 (1998-04-01), Gronlund et al.
patent: 5784390 (1998-07-01), Masiewicz et al.
patent: 5938748 (1999-08-01), Lynch et al.
patent: 6473123 (2002-10-01), Anderson
patent: 6633835 (2003-10-01), Moran et al.
patent: 6904473 (2005-06-01), Bloxham et al.
patent: 6912217 (2005-06-01), Vogel
patent: 2002/0026502 (2002-02-01), Phillips et al.
patent: 2005/0039099 (2005-02-01), Hildebrant
Hong et al., “Replay for Debugging MPI Parallel Programs”, 0-8186-7533-0*96 IEEE 1996, (pp. 156-160).
Stasko et al., “A Methodology for Building Application-Specific Visualizations of Parallel Programs,” Technical Report GIT-GVU-92-10, 1992, (22 pages).
Aiken Craig A.
Ali Khan Khasid M.
Bak Boris M.
Widjaja Tony
Kowert Robert C.
Meyertons, Hood, Kivlin, Kowert & Goetzel P.c.
National Instruments Corp.
Peyton Tammara
LandOfFree
System and method for efficient DMA transfer and buffering... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for efficient DMA transfer and buffering..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for efficient DMA transfer and buffering... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3724024