Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2004-09-30
2008-12-09
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S136000, C711S170000
Reexamination Certificate
active
07464246
ABSTRACT:
A self-tuning, low overhead, simple to implement, locally adaptive, novel cache management policy that dynamically and adaptively partitions the cache space amongst sequential and random streams so as to reduce read misses.
REFERENCES:
patent: 5761715 (1998-06-01), Takahashi
patent: 6141731 (2000-10-01), Beardsley et al.
patent: 6260115 (2001-07-01), Permut et al.
patent: 6327644 (2001-12-01), Beardsley et al.
patent: 2003/0105928 (2003-06-01), Ash et al.
patent: 2004/0098541 (2004-05-01), Megiddo et al.
ARC: A Self-Tuning, Low Overhead Replacement Cache by Megiddo & Modha; USENIX File & Storage Tech. Conf.; Mar. 31, 2003, San Francisco, CA.
IBM Dossier ARC920020050; Method and System for Adaptive Replacement Cache; Modha and Megiddo, Jan. 29, 2003.
Gill Binny Sher
Modha Dharmendra Shantilal
International Business Machines - Corporation
Rogitz John L.
Shah Sanjiv
Yu Jae U
LandOfFree
System and method for dynamic sizing of cache sequential list does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for dynamic sizing of cache sequential list, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamic sizing of cache sequential list will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4026263