System and method for dynamic processor core and cache...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S123000, C711S129000, C711S143000

Reexamination Certificate

active

06871264

ABSTRACT:
A processor integrated circuit capable of executing more than one instruction stream has two or more processors. Each processor accesses instructions and data through a cache controller. There are multiple blocks of cache memory. Some blocks of cache memory may optionally be directly attached to particular cache controllers. The cache controllers access at least some of the multiple blocks of cache memory through high speed interconnect, these blocks being dynamically allocable to more than one cache controller. A resource allocation controller determines which cache memory controller has access to the dynamically allocable cache memory block. In an embodiment the cache controllers and cache memory blocks are associated with second level cache, each processor accesses the second level cache controllers upon missing in a first level cache of fixed size.

REFERENCES:
patent: 5809537 (1998-09-01), Itskin et al.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6438653 (2002-08-01), Akashi et al.
patent: 6460122 (2002-10-01), Otterness et al.
patent: 6604174 (2003-08-01), Dean et al.
patent: 6681296 (2004-01-01), Liao et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for dynamic processor core and cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for dynamic processor core and cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamic processor core and cache... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3440822

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.