System and method for defining semiconductor device layout...

Details System and method for defining semiconductor device layout... System and method for defining semiconductor device layout...

2006-05-09

2006-05-09

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07043711

ABSTRACT:
A method to create a layout of a semiconductor device for the purpose of fabricating the semiconductor device is disclosed. The method allows a customer to create a partial layout of the semiconductor device based on a first set of rules, and then allows a manufacturer to generate a more complete layout of the semiconductor device based on the partial layout and the second set of rules.

REFERENCES:
patent: 5717928 (1998-02-01), Campmas et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6286126 (2001-09-01), Raghavan et al.
patent: 6480995 (2002-11-01), Schmidt et al.
patent: 2002/0166107 (2002-11-01), Capodieci et al.
patent: 2003/0229875 (2003-12-01), Smith et al.
“Optical Proximity Correction”, web page.
Geiger, Randall L.,VLSI Design Techniques for Analog and Digital Circuits, pp. 56-59.
“Mosis Layer Map for TSMC35—SIL—and TSMC35—P2” web page.
“MOSIS Scalable CMOS (SCMOS) Design Rules (Revision 8.0)” web page.

Affiliated with

Also associated with

Rating

System and method for defining semiconductor device layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for defining semiconductor device layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for defining semiconductor device layout... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3526281