Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-30
2006-05-30
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07055117
ABSTRACT:
Large, complex SoCs comprise interconnections of various functional blocks, which blocks frequently running on different clock domains. By effectively controlling the clocks within the SoC, this invention provides a means to halt execution of a SoC and to then single or n-cycle step its execution in a real system environment. Accordingly, the invention provides an effective debugging tool to both the SoC designer and software designers whose code is executed by the SoC as it provides them the capability of studying the cause and effect of interactions between functional blocks. The invention is also applicable to SoCs containing only one functional block while containing complex circuitry operating on a clock different than the block's clock. In particular, the invention permits halting of the block clock and then single or n-cycle stepping its execution to permit analysis of the interactions between the block and the SoC circuitry.
REFERENCES:
patent: 5675729 (1997-10-01), Mehring
patent: 5678003 (1997-10-01), Brooks
patent: 5812562 (1998-09-01), Baeg
patent: 6249893 (2001-06-01), Rajsuman et al.
patent: 6385742 (2002-05-01), Kirsch et al.
patent: 6484280 (2002-11-01), Moberly
patent: 6519711 (2003-02-01), Fischer et al.
patent: 6754852 (2004-06-01), Swoboda
patent: 2002/0138801 (2002-09-01), Wang et al.
patent: 2 337 834 (1999-01-01), None
patent: WO 03/065065 (2003-07-01), None
“Silicon Debug: Scan Chains Alone Are Not Enough” by Gert Jan van Rootselaar and Bart Vermeulen; ITC International Test Conference; 1999 IEEE, pp. 892-902.
“Hierarchical Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips” by Sandeep Kumar Goel and Bart Vermeulen; ITC International Test Conference; 2002 IEEE, pp. 1103-1110.
“Test and Debug Techniques for Multiple Clock Domain SoC Devices” by Ross R. Youngblood, Electronics Manufacturing Technology Symposium, 2004 IEEE, pp. 202-205.
Agere Systems Inc.
Lin Sun James
Synnestvedt Lechner & Woodbridge LLP
LandOfFree
System and method for debugging system-on-chips using single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for debugging system-on-chips using single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for debugging system-on-chips using single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3554628