Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-02-21
2006-02-21
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S147000, C711S170000, C709S214000, C709S216000, C709S213000
Reexamination Certificate
active
07003634
ABSTRACT:
A storage system which manages a plurality of storage control apparatus in an integrated manner is provided. An I/O request issued by a host apparatus to a second storage control apparatus is forwarded to the second storage control apparatus through a first storage control apparatus. The first storage control apparatus has management information for the second storage control apparatus, allowing a pair comprising a logical device controlled by the first storage control apparatus and a logical device controlled by the second storage control apparatus to be created. In addition, the first storage control apparatus is capable of controlling the second storage control apparatus.
REFERENCES:
patent: 4675811 (1987-06-01), Kishi et al.
patent: 4920479 (1990-04-01), Hashiguchi
patent: 5146589 (1992-09-01), Peet et al.
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5678026 (1997-10-01), Vartti et al.
patent: 5720028 (1998-02-01), Matsumoto et al.
patent: 6038674 (2000-03-01), Sasaki et al.
patent: 6260109 (2001-07-01), Ofer et al.
patent: 6349349 (2002-02-01), Fujita et al.
patent: 6425051 (2002-07-01), Burton et al.
patent: 6446223 (2002-09-01), Morishita et al.
patent: 6535932 (2003-03-01), Endoh et al.
patent: 6574709 (2003-06-01), Skazinski et al.
patent: 6725331 (2004-04-01), Kedem
patent: 6757753 (2004-06-01), Dekoning et al.
patent: 6757792 (2004-06-01), Morishita et al.
patent: 2002/0133740 (2002-09-01), Oldfield et al.
patent: 2003/0097607 (2003-05-01), Bessire
patent: 2003/0105931 (2003-06-01), Weber et al.
patent: 2003/0131261 (2003-07-01), Hashimoto et al.
patent: 2003/0158999 (2003-08-01), Hauck et al.
patent: 2003/0221077 (2003-11-01), Ohno et al.
patent: 2004/0123026 (2004-06-01), Kaneko
patent: 1400893 (2004-03-01), None
patent: 10-333838 (1998-12-01), None
Ito Ryusuke
Kaiya Keiichi
Takeda Takahiko
Hitachi , Ltd.
Peikari B. James
LandOfFree
System and method for creating logical pairs of storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for creating logical pairs of storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for creating logical pairs of storage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3707141