Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-03-08
2011-03-08
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C703S013000, C703S014000
Reexamination Certificate
active
07904850
ABSTRACT:
A method for converting a C-type programming language program to a hardware design, where the said program is an algorithmic representation of one or more processes. The C-type programming language program is compiled into a hardware description language (HDL) synthesizable design. The compiler categorizes variables as using either implicit memory or custom memory. Different accessor functions are used depending on which type of memory is used. The programming language may use ANSI C and the HDL may be Verilog Register Transfer Level (RTL). The hardware device generated from the HDL synthesizable design may be an Application-Specific Integrated Circuit (ASIC) or a Field Programmable Gate Array (FPGA).
REFERENCES:
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6298472 (2001-10-01), Phillips
patent: 6701501 (2004-03-01), Waters et al.
patent: 6757884 (2004-06-01), Mandell et al.
patent: 6792580 (2004-09-01), Kawakatsu
patent: 7203912 (2007-04-01), Moona et al.
patent: 2004/0143801 (2004-07-01), Waters et al.
patent: 2004/0153301 (2004-08-01), Isaacs et al.
patent: 2004/0158788 (2004-08-01), Kaszynski et al.
patent: 2004/0181385 (2004-09-01), Milne et al.
patent: 2007/0157132 (2007-07-01), Cheng et al.
Calazans et al.; From VHDL Register Transfer Level to Systemc Transaction Level Modeling: A Comparative Case Study; Proceedings of the 16thSymposium on Integrated Circuits and Systems Design; Sep. 2003; Computer Society; IEEE; pp. 355-360.
Ghosh et al.; Design for Verification at the Register Transfer Level; Proceedings of the 15thInternational Conference on VLSI Design; 2002; Computer Society; IEEE; pp. 420-425.
Ge et al.; Compiling to FPGAS Via an Epic Compiler's Intermediate Representation; Proceedings of IEEE International Conference on Field Programmable Technology; Dec. 2003; pp. 431-434.
Douglas W. Jones; Register Transfer Logic, a Breakneck Review; http://www.cs.uiowa.edu/˜jones/arch
otes/05rtl.html; Sep. 27, 2004; Part of the 22C:122/55:132 Lecture Notes for Spring 2004; pp. 1-19.
Smirnov et al., Automated Pipelining in ASIC Synthesis Methodology: Gate Transfer Level; Thirteenth International Workshop on Logic and Synthesis; Jun. 2004; pp. 416-423; California.
Berkeley Design Technology, Inc.; Migrating Designs From High-Level to Hardware Using Block-Diagram-Based DSP Tools; Reprinted from Proceedings of the 1995 International Conference on Signal Processing Applications and Technology; vol. 34; Issue 1; Oct. 1995, pp. 1-6.
Lipke Lawrence Paul
Port Adrian George
Spackman Chad Donald
Cebatech
Doan Nghia M
RatnerPrestia
LandOfFree
System and method for converting software to a register... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for converting software to a register..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for converting software to a register... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2691697