Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-10-03
2000-12-26
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
G06F 1750
Patent
active
061675555
ABSTRACT:
A system and method is disclosed for converting a polygon-based wire in an integrated circuit to an object-based wire element. In one aspect of the invention, a recognition engine attempts to recognize polygonal wires in response to a wire recognition statement. First, a polygon is located and analyzed. A path having a centerline and a width is deduced from the analysis of the polygon. The path is converted into a candidate polygon that is compared with the current polygon. If the candidate polygon is substantially similar (i.e., identity is not required) to the current polygon, then the path is used to configure an object-based wire element. The geometries of the object-based wire element are then compared to corresponding geometries in a support view. If the geometries of the layers of the wire element are entirely contained within the geometries on the respective layers of the support view, then the wire element is considered recognized. The wire element is then added to a recognized view.
REFERENCES:
patent: 4613941 (1986-09-01), Smith et al.
patent: 5299139 (1994-03-01), Baisuck et al.
patent: 5416722 (1995-05-01), Edwards
patent: 5515293 (1996-05-01), Edwards
patent: 5610832 (1997-03-01), Wikle et al.
patent: 5612893 (1997-03-01), Hao et al.
patent: 5618744 (1997-04-01), Suzuki et al.
patent: 5621653 (1997-04-01), Yuzawa
patent: 5625568 (1997-04-01), Edwards et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5764530 (1998-06-01), Yokomaku
patent: 5828580 (1998-10-01), Ho
patent: 5949986 (1999-09-01), Riley et al.
patent: 6035111 (2000-03-01), Suzuki et al.
PTO 99-4173 (Translation of Korean Article written by Moon et al., "Circuit and Symbolic Extraction from VLSI Layouts of Arbitrary Shape" Journal of the Korean Institute of Telematics and Electronics, vol. 294, No. 1, pp. 48-59, Jan. 1, 1992, Transla, Jul. 1999.
Jennings ("ICDS: a symbolic layout and mask verification system for VLSI", IEEE Proceedings of the 1980 Custom Integrated Circuits Conference, Jan. 1, 1980, pp. 101-102).
Moon et al. ("Circuit and Symbolic Extraction from VLSI Layouts of Arbitrary Shape", Journal of the Korean Institute of Telematics and Electronics, vol. 294, No. 1, pp. 48-59, Jan. 1, 1992).
Weste ("Mulga--An Interactive Symbolic Layout System for the Design of Integrated Circuits", The Bell System Technical Journal, vol. 60, No. 6, Jul. 1981, pp. 823-857).
Posluszny ("SLS: An Advanced Symbolic Layout System for Bipolar and FET Design", IEEE Transactions on Computer-Aided Design, vol. CAD-5, No. 4, Oct. 1986, pp. 450-458).
Lin et al. ("A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, No. 9, Sep. 1990, pp. 959-969).
U.S. Patent Application No. 08/943,395 having a title System and Method for Converting a Polygon-Based Layout of an Integrated Circuit Design to an Object-Based Layout, filed Oct. 3, 1997.
Lin et al., "A Circuit Disassembly Technique for Synthesizing Symbolic Layouts from Mask Descriptions," IEEE Transactions on Computer-Aided Design, 9:9, 959-969 (Sep. 1990).
Sawada, "A Hierarchical Circuit Extractor Based on New Cell Overlap Analysis," IEEE, pp. 240-243 (1990).
Kik Phallaka
Lintz Paul R.
Mentor Graphics Corporation
LandOfFree
System and method for converting polygon-based wires of an integ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for converting polygon-based wires of an integ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for converting polygon-based wires of an integ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1007062