Electrical computers and digital processing systems: support – Computer power control – Having power source monitoring
Reexamination Certificate
2011-08-23
2011-08-23
Phan, Raymond N (Department: 2111)
Electrical computers and digital processing systems: support
Computer power control
Having power source monitoring
Reexamination Certificate
active
08006113
ABSTRACT:
A system that includes at least one component adapted to execute at least one application, characterized by including a controller adapted to receive at least one load indication of at least one component of the system and to selectively alter at least one control parameter of a voltage and clock frequency management scheme; whereas the system is adapted to apply the voltage and clock frequency management scheme. A method for controlling voltage level and clock frequency supplied to a system, the method includes receiving at least one load indication of at least one component of the system; characterized repeating the stages of: selectively altering at least one control parameter of a voltage and clock frequency management scheme; and applying the voltage and clock frequency management scheme.
REFERENCES:
patent: 5712826 (1998-01-01), Wong et al.
patent: 6079025 (2000-06-01), Fung
patent: 6115823 (2000-09-01), Velasco et al.
patent: 6282661 (2001-08-01), Nicol
patent: 6584571 (2003-06-01), Fung
patent: 6807227 (2004-10-01), Chien
patent: 6901521 (2005-05-01), Chauvel et al.
patent: 7313333 (2007-12-01), Lee et al.
patent: 7447919 (2008-11-01), Liepe et al.
patent: 2002/0042887 (2002-04-01), Chauvel et al.
patent: 2003/0061526 (2003-03-01), Hashimoto
patent: 2004/0153679 (2004-08-01), Fitton et al.
patent: 2004/0225901 (2004-11-01), Bear et al.
patent: 2004/0225902 (2004-11-01), Cesare et al.
patent: 2008/0016381 (2008-01-01), Fitton et al.
patent: 2009/0144572 (2009-06-01), Rozen et al.
patent: 1422596 (2004-05-01), None
Gilbert et al; “Low power implementation of a turbo-decoder on programmable architectures”; IEEE Design Automation Conference, 2001.
Li et al; “Dynamic voltage scaling with links for power optimization of interconnection networks”; IEEE 9th International Symposium of High-Performance Computer Architecture, 2003.
Gubeskys Arik
Priel Michael
Rozen Anton
Freescale Semiconductor Inc.
Phan Raymond N
LandOfFree
System and method for controlling voltage level and clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for controlling voltage level and clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling voltage level and clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2773005