System and method for controlling processor low power states

Details System and method for controlling processor low power states System and method for controlling processor low power states

2011-04-19

2011-04-19

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Reexamination Certificate

active

07930564

ABSTRACT:
A next idle state for a processor in a system may be determined based on a previous idle period and a previous idle state. The next idle state for the processor may also be determined based on times when interrupts are generated by devices in the system.

REFERENCES:
patent: 4593367 (1986-06-01), Slack et al.
patent: 5954820 (1999-09-01), Hetzler
patent: 6105139 (2000-08-01), Dey et al.
patent: 6516307 (2003-02-01), Masuoka et al.
patent: 6845456 (2005-01-01), Menezes et al.
patent: 7047224 (2006-05-01), Neuneier et al.
patent: 7240223 (2007-07-01), de Cesare et al.
patent: 2003/0217296 (2003-11-01), Ma
patent: 2004/0139356 (2004-07-01), Ma
patent: 2007/0118631 (2007-05-01), Devarakonda et al.
patent: 2007/0234088 (2007-10-01), Marshall et al.
patent: 2007/0245163 (2007-10-01), Lu et al.
patent: 2007/0297327 (2007-12-01), Strom
Eui-Young Chung, Luca Benini and Giovanni De Micheli, Dynamic Power Management Using Adpative Learning Tree, International Conference on Computer Aided Design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, pp. 274-279.
Yung-Hsiang Lu and Giovanni De Micheli, Comparing System-Level Power Management Policies, IEEE Design & Test, vol. 18 , Issue 2 (Mar. 2001), pp. 10-19.

Affiliated with

Also associated with

Rating

System and method for controlling processor low power states does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for controlling processor low power states, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling processor low power states will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2734743