Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
2001-08-29
2004-09-07
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
C365S230030, C365S230050, C710S107000
Reexamination Certificate
active
06789155
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to memory flow control in a microprocessor-based system having embedded DRAM. More particularly, this invention relates to a switch-based controller for memory requests in a microprocessor-based system having multiple DRAM banks.
It is becoming increasingly common to provide integrated circuit devices having both logic and DRAM memory on-board; such devices are known as “embedded DRAM” devices. Such devices can include complete or nearly complete microprocessor systems, with the microprocessor and other logic (e.g., coprocessors, I/O controllers, etc.), as well as multiple banks of DRAM, all included on the same chip or on chips within the same chipset.
Those various logic and embedded DRAM components could communicate just as they do in systems in which they are provided as discrete devices—i.e., using a bus architecture. However, in a bus architecture, only one device can use the bus at a time, which causes a bottleneck that affects data throughput. Moreover, with embedded devices, there are no external interfaces that would constrain one to use a bus architecture. Therefore, a need exists for a faster system and method for communication between logic devices and DRAMs embedded therewith.
SUMMARY OF THE INVENTION
In accordance with the present invention, the standard bus architecture for communicating between various banks of memory and various system resources is replaced by a switch-based architecture. The switch receives memory requests from system resources and relays each request to the appropriate bank of memory when that bank indicates that it is not busy. When the bank of memory returns the result of the request, the switch establishes a connection between that bank of memory and the system resource that made the request, as soon as that resource is also free. While the invention is particularly useful in systems in which the memory banks are embedded DRAM memory, it is also applicable where any one or more of the memory banks and other system resources are discrete devices.
In order to facilitate the routing of requests and returned data by the switch to the appropriate memory bank or system resource, each request preferably includes both a source tag and a destination tag. The destination tag is applied to a request by the system resource making the request. The source tag also may be applied to the request by the system resource making the request, but alternatively may be applied by the switch, which knows the identity of the resource by virtue of the requestor port through which the system resource is attached to the switch.
Similarly, each memory bank is attached to the switch through a respective memory port. When a memory bank returns the result of a memory request, the identity of the memory bank is preferably ascertained based on the memory port to which it is attached. The destination system resource for the result can be indicated by a destination tag applied by the local controller of the memory bank, or the switch can keep track of which memory requests have been routed to which memory banks and which resources made the requests, so that when a particular memory bank returns its result, the switch “knows” which system resource made the request that that memory bank was working on, and therefore to which system resource the result should be returned.
Thus, in accordance with the invention, a computer system is provided having a plurality of banks of memory and a plurality of system resources that submit memory requests to the memory. The system is preferably a single chip having both logic and embedded memory, particularly DRAM memory. A switch interconnects the plurality of banks of memory and the plurality of system resources, and establishes communications between (a) a respective one of the resources, and (b) a respective one of the banks of memory of which the respective one of the resources makes a request. The connection is not established until the respective one of the resources and the respective one of the banks of memory are both available. The switch architecture allows multiple connections to exist between different memory port/requester port pairs, although at any one time, each memory port can be connected to only one requester port and vice-versa.
REFERENCES:
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5167028 (1992-11-01), Shires
patent: 5440713 (1995-08-01), Lin et al.
patent: 5555560 (1996-09-01), Komatsuda et al.
patent: 5740380 (1998-04-01), LaBerge et al.
patent: 5742761 (1998-04-01), Olnowich et al.
patent: 5805835 (1998-09-01), Jeddeloh et al.
patent: 5878235 (1999-03-01), Porterfield et al.
patent: 5935233 (1999-08-01), Jeddeloh
patent: 5978872 (1999-11-01), Porterfield et al.
patent: 5991843 (1999-11-01), Porterfield et al.
patent: 5991855 (1999-11-01), Jeddeloh et al.
patent: 6002883 (1999-12-01), Goldrian
patent: 6018792 (2000-01-01), Jeddeloh et al.
patent: 6049855 (2000-04-01), Jeddeloh
patent: 6145040 (2000-11-01), LaBerge et al.
patent: 6157398 (2000-12-01), Jeddeloh
patent: 6199138 (2001-03-01), Jeddeloh
patent: 6202133 (2001-03-01), Jeddeloh
patent: 6212598 (2001-04-01), Jeddeloh
patent: 6252612 (2001-06-01), Jeddeloh
patent: 6272609 (2001-08-01), Jeddeloh
patent: 6275913 (2001-08-01), Jeddeloh
patent: 6275914 (2001-08-01), Jeddeloh
patent: 6295592 (2001-09-01), Jeddeloh
patent: 6301627 (2001-10-01), Neal et al.
patent: 6504785 (2003-01-01), Rao
patent: 6647387 (2003-11-01), McKean et al.
Fish & Neave
Ingerman Jeffrey H.
Moazzami Nasser
LandOfFree
System and method for controlling multi-bank embedded DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for controlling multi-bank embedded DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling multi-bank embedded DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3249530